From: Jonathan Cameron <jic23@kernel.org>
To: Archit Anant <architanant5@gmail.com>
Cc: dlechner@baylibre.com, andy@kernel.org, nuno.sa@analog.com,
u.kleine-koenig@baylibre.com, linux-iio@vger.kernel.org,
linux-kernel@vger.kernel.org, joshua.crofts1@gmail.com,
Andy Shevchenko <andriy.shevchenko@intel.com>
Subject: Re: [PATCH v6 11/11] iio: adc: ti-ads1015: Replace custom shift macros with FIELD_PREP/GET
Date: Sun, 15 Nov 2026 00:18:49 +0000 [thread overview]
Message-ID: <20261115001849.17c18851@jic23-hlaptop> (raw)
In-Reply-To: <20261109165805.31160-6-architanant5@gmail.com>
On Mon, 9 Nov 2026 22:28:05 +0530
Archit Anant <architanant5@gmail.com> wrote:
> The driver currently uses custom _SHIFT macros and manual bitwise
> operations to read and write to the configuration register.
>
> Modernize the bitwise logic by replacing all manual shifts with the
> standard FIELD_PREP() and FIELD_GET() macros from <linux/bitfield.h>.
> This improves readability and prevents potential bitwise errors.
>
> Remove the now-unused _SHIFT macros from the top of the file.
>
> Suggested-by: Jonathan Cameron <jic23@kernel.org>
> Suggested-by: Andy Shevchenko <andriy.shevchenko@intel.com>
> Signed-off-by: Archit Anant <architanant5@gmail.com>
> ---
> drivers/iio/adc/ti-ads1015.c | 79 ++++++++++++++++++++----------------
> 1 file changed, 44 insertions(+), 35 deletions(-)
>
> diff --git a/drivers/iio/adc/ti-ads1015.c b/drivers/iio/adc/ti-ads1015.c
> index 2c3ba1b91aac4..8f7ec61314363 100644
> --- a/drivers/iio/adc/ti-ads1015.c
> +++ b/drivers/iio/adc/ti-ads1015.c
> @@ -11,6 +11,7 @@
> * * 0x4B - ADDR connected to SCL
> */
>
> +#include <linux/bitfield.h>
> #include <linux/cleanup.h>
> #include <linux/delay.h>
> #include <linux/i2c.h>
> @@ -38,15 +39,6 @@
> #define ADS1015_LO_THRESH_REG 0x02
> #define ADS1015_HI_THRESH_REG 0x03
>
> -#define ADS1015_CFG_COMP_QUE_SHIFT 0
> -#define ADS1015_CFG_COMP_LAT_SHIFT 2
> -#define ADS1015_CFG_COMP_POL_SHIFT 3
> -#define ADS1015_CFG_COMP_MODE_SHIFT 4
> -#define ADS1015_CFG_DR_SHIFT 5
> -#define ADS1015_CFG_MOD_SHIFT 8
> -#define ADS1015_CFG_PGA_SHIFT 9
> -#define ADS1015_CFG_MUX_SHIFT 12
> -
> #define ADS1015_CFG_COMP_QUE_MASK GENMASK(1, 0)
> #define ADS1015_CFG_COMP_LAT_MASK BIT(2)
> #define ADS1015_CFG_COMP_POL_MASK BIT(3)
> @@ -382,17 +374,24 @@ int ads1015_get_adc_result(struct ads1015_data *data, int chan, int *val)
>
> pga = data->channel_data[chan].pga;
> dr = data->channel_data[chan].data_rate;
> - mask = ADS1015_CFG_MUX_MASK | ADS1015_CFG_PGA_MASK |
> - ADS1015_CFG_DR_MASK;
> - cfg = chan << ADS1015_CFG_MUX_SHIFT | pga << ADS1015_CFG_PGA_SHIFT |
> - dr << ADS1015_CFG_DR_SHIFT;
>
I'm probably being inconsistent across versions, but at least
looking at it this time, I prefer the building up common cfg
and mask first, then adding the extra bits in the following.
> if (ads1015_event_channel_enabled(data)) {
> - mask |= ADS1015_CFG_COMP_QUE_MASK | ADS1015_CFG_COMP_MODE_MASK;
> - cfg |= data->thresh_data[chan].comp_queue <<
> - ADS1015_CFG_COMP_QUE_SHIFT |
> - data->comp_mode <<
> - ADS1015_CFG_COMP_MODE_SHIFT;
> + mask = ADS1015_CFG_COMP_QUE_MASK | ADS1015_CFG_COMP_MODE_MASK |
> + ADS1015_CFG_MUX_MASK | ADS1015_CFG_PGA_MASK |
> + ADS1015_CFG_DR_MASK;
> + cfg = FIELD_PREP(ADS1015_CFG_MUX_MASK, chan) |
> + FIELD_PREP(ADS1015_CFG_PGA_MASK, pga) |
> + FIELD_PREP(ADS1015_CFG_DR_MASK, dr) |
> + FIELD_PREP(ADS1015_CFG_COMP_QUE_MASK,
> + data->thresh_data[chan].comp_queue) |
> + FIELD_PREP(ADS1015_CFG_COMP_MODE_MASK,
> + data->comp_mode);
> + } else {
> + mask = ADS1015_CFG_MUX_MASK | ADS1015_CFG_PGA_MASK |
> + ADS1015_CFG_DR_MASK;
> + cfg = FIELD_PREP(ADS1015_CFG_MUX_MASK, chan) |
> + FIELD_PREP(ADS1015_CFG_PGA_MASK, pga) |
> + FIELD_PREP(ADS1015_CFG_DR_MASK, dr);
> }
next prev parent reply other threads:[~2026-11-15 0:18 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-09 16:58 [PATCH v6 06/11] iio: adc: ti-ads1015: Remove ads1015_set_power_state() Archit Anant
2026-11-09 16:58 ` [PATCH v6 07/11] iio: adc: ti-ads1015: drop unneeded < 0 error checks Archit Anant
2026-11-09 18:49 ` Andy Shevchenko
2026-11-09 16:58 ` [PATCH v6 08/11] iio: adc: ti-ads1015: use devm_mutex_init() Archit Anant
2026-11-09 16:58 ` [PATCH v6 09/11] iio: adc: ti-ads1015: use managed runtime PM setup Archit Anant
2026-11-09 16:58 ` [PATCH v6 10/11] iio: adc: ti-ads1015: inline ads1015_set_conv_mode() Archit Anant
2026-11-15 0:16 ` Jonathan Cameron
2026-11-09 16:58 ` [PATCH v6 11/11] iio: adc: ti-ads1015: Replace custom shift macros with FIELD_PREP/GET Archit Anant
2026-11-09 19:43 ` Andy Shevchenko
2026-11-15 0:18 ` Jonathan Cameron [this message]
2026-11-15 0:13 ` [PATCH v6 06/11] iio: adc: ti-ads1015: Remove ads1015_set_power_state() Jonathan Cameron
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20261115001849.17c18851@jic23-hlaptop \
--to=jic23@kernel.org \
--cc=andriy.shevchenko@intel.com \
--cc=andy@kernel.org \
--cc=architanant5@gmail.com \
--cc=dlechner@baylibre.com \
--cc=joshua.crofts1@gmail.com \
--cc=linux-iio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nuno.sa@analog.com \
--cc=u.kleine-koenig@baylibre.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®