From: Nabige Aala <nabige.aala@oss.qualcomm.com>
To: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Cc: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, arpit.saini@oss.qualcomm.com,
mohit.dsor@oss.qualcomm.com
Subject: Re: [PATCH 1/5] arm64: dts: qcom: shikra: Add MDSS display subsystem
Date: Mon, 29 Jun 2026 12:55:40 +0530 [thread overview]
Message-ID: <276e001a-00a4-4822-849c-f1c0879b81d5@oss.qualcomm.com> (raw)
In-Reply-To: <hwn2kjauk3xt35cwmv3ludr3sxrwklf4n65p2tziox6m7req5o@lldl2cztbqi4>
Hi Dmitry,
you want me to use this generic power domain index ?
=> RPMPD_VDDCX
Thanks,
Nabige
On 6/28/2026 6:05 PM, Dmitry Baryshkov wrote:
> On Sat, Jun 27, 2026 at 03:31:35PM +0530, Nabige Aala wrote:
>> Add the SoC-level display subsystem nodes for Shikra: MDSS wrapper,
>> DPU display controller, DSI host controller, and 14nm DSI PHY.
>>
>> Shikra uses DPU 6.5 hardware (same as QCM2290). Platform-specific
>> compatible strings are used as the primary match with QCM2290 fallbacks
>> to reuse the existing driver support.
>>
>> The dispcc clock inputs for the DSI byte and pixel PLLs are wired
>> from mdss_dsi0_phy.
>>
>> Signed-off-by: Nabige Aala <nabige.aala@oss.qualcomm.com>
>> ---
>> arch/arm64/boot/dts/qcom/shikra.dtsi | 203 ++++++++++++++++++++++++++++++++++-
>> 1 file changed, 201 insertions(+), 2 deletions(-)
>>
>> +
>> + clocks = <&gcc GCC_DISP_HF_AXI_CLK>,
>> + <&dispcc DISP_CC_MDSS_AHB_CLK>,
>> + <&dispcc DISP_CC_MDSS_MDP_CLK>,
>> + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>,
>> + <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
>> + clock-names = "bus",
>> + "iface",
>> + "core",
>> + "lut",
>> + "vsync";
>> +
>> + operating-points-v2 = <&mdp_opp_table>;
>> + power-domains = <&rpmpd QCM2290_VDDCX>;
> Don't blindly copy bits and pieces from other platforms. No, its' not
> QCM2290.
>
>> +
>> + ports {
>> + #address-cells = <1>;
>> + #size-cells = <0>;
>> +
> [...]
>
>> +
>> + assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
>> + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
>> + assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>,
>> + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>;
>> +
>> + operating-points-v2 = <&dsi_opp_table>;
>> + power-domains = <&rpmpd QCM2290_VDDCX>;
> The same.
>
>> + phys = <&mdss_dsi0_phy>;
>> +
>> + #address-cells = <1>;
>> + #size-cells = <0>;
>> +
>> + status = "disabled";
>> +
next prev parent reply other threads:[~2026-06-29 7:25 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-27 10:01 [PATCH 0/5] arm64: qcom: dts: Add display support for Shikra Nabige Aala
2026-06-27 10:01 ` [PATCH 1/5] arm64: dts: qcom: shikra: Add MDSS display subsystem Nabige Aala
2026-06-28 12:35 ` Dmitry Baryshkov
2026-06-29 7:25 ` Nabige Aala [this message]
2026-06-29 7:45 ` Dmitry Baryshkov
2026-06-27 10:01 ` [PATCH 2/5] arm64: dts: qcom: shikra-cqm-evk: Enable display and add ili7807s panel Nabige Aala
2026-06-28 12:30 ` Dmitry Baryshkov
2026-06-29 10:54 ` Arpit Saini
2026-07-01 9:25 ` Arpit Saini
2026-06-28 12:30 ` Dmitry Baryshkov
[not found] ` <e8563334-e53e-4010-b7f5-9d61ef55bea3@oss.qualcomm.com>
2026-06-29 8:15 ` Dmitry Baryshkov
2026-06-29 9:57 ` Nabige Aala
2026-06-27 10:01 ` [PATCH 3/5] arm64: defconfig: Enable ILI7807S DSI panel driver Nabige Aala
2026-06-28 8:44 ` Krzysztof Kozlowski
2026-07-03 9:10 ` Nabige Aala
2026-07-03 9:17 ` Krzysztof Kozlowski
2026-07-03 9:58 ` Konrad Dybcio
2026-06-27 10:01 ` [PATCH 4/5] arm64: dts: qcom: shikra-cqs-evk: Enable display and add ili7807s panel Nabige Aala
2026-06-28 12:36 ` Dmitry Baryshkov
2026-06-29 11:39 ` Arpit Saini
2026-06-27 10:01 ` [PATCH 5/5] arm64: dts: qcom: Shikra LT9611UXD support Nabige Aala
2026-06-28 8:45 ` Krzysztof Kozlowski
2026-06-28 12:38 ` Dmitry Baryshkov
2026-06-29 9:01 ` Konrad Dybcio
2026-06-28 12:24 ` [PATCH 0/5] arm64: qcom: dts: Add display support for Shikra Dmitry Baryshkov
2026-06-29 10:09 ` Nabige Aala
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=276e001a-00a4-4822-849c-f1c0879b81d5@oss.qualcomm.com \
--to=nabige.aala@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=arpit.saini@oss.qualcomm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mohit.dsor@oss.qualcomm.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®