From: "bibo, mao" <maobibo@loongson.cn>
To: Tianrui Zhao <zhaotianrui@loongson.cn>,
linux-kernel@vger.kernel.org, kvm@vger.kernel.org
Cc: Paolo Bonzini <pbonzini@redhat.com>,
Huacai Chen <chenhuacai@kernel.org>,
WANG Xuerui <kernel@xen0n.name>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
loongarch@lists.linux.dev, Jens Axboe <axboe@kernel.dk>,
Mark Brown <broonie@kernel.org>,
Alex Deucher <alexander.deucher@amd.com>,
Oliver Upton <oliver.upton@linux.dev>,
Xi Ruoyao <xry111@xry111.site>
Subject: Re: [PATCH v12 21/31] LoongArch: KVM: Implement handle iocsr exception
Date: Tue, 6 Jun 2023 09:36:16 +0800 [thread overview]
Message-ID: <4cb50392-59df-cc0f-4356-ad95027dd67b@loongson.cn> (raw)
In-Reply-To: <20230530015223.147755-22-zhaotianrui@loongson.cn>
Reviewed-by: Bibo, Mao <maobibo@loongson.cn>
在 2023/5/30 09:52, Tianrui Zhao 写道:
> Implement kvm handle vcpu iocsr exception, setting the iocsr info into
> vcpu_run and return to user space to handle it.
>
> Signed-off-by: Tianrui Zhao <zhaotianrui@loongson.cn>
> ---
> arch/loongarch/include/asm/inst.h | 16 ++++++
> arch/loongarch/kvm/exit.c | 92 +++++++++++++++++++++++++++++++
> 2 files changed, 108 insertions(+)
>
> diff --git a/arch/loongarch/include/asm/inst.h b/arch/loongarch/include/asm/inst.h
> index b09887ffcd15..db5857796432 100644
> --- a/arch/loongarch/include/asm/inst.h
> +++ b/arch/loongarch/include/asm/inst.h
> @@ -56,6 +56,14 @@ enum reg2_op {
> revbd_op = 0x0f,
> revh2w_op = 0x10,
> revhd_op = 0x11,
> + iocsrrdb_op = 0x19200,
> + iocsrrdh_op = 0x19201,
> + iocsrrdw_op = 0x19202,
> + iocsrrdd_op = 0x19203,
> + iocsrwrb_op = 0x19204,
> + iocsrwrh_op = 0x19205,
> + iocsrwrw_op = 0x19206,
> + iocsrwrd_op = 0x19207,
> };
>
> enum reg2i5_op {
> @@ -298,6 +306,13 @@ struct reg3sa2_format {
> unsigned int opcode : 15;
> };
>
> +struct reg2csr_format {
> + unsigned int rd : 5;
> + unsigned int rj : 5;
> + unsigned int csr : 14;
> + unsigned int opcode : 8;
> +};
> +
> union loongarch_instruction {
> unsigned int word;
> struct reg0i15_format reg0i15_format;
> @@ -313,6 +328,7 @@ union loongarch_instruction {
> struct reg2bstrd_format reg2bstrd_format;
> struct reg3_format reg3_format;
> struct reg3sa2_format reg3sa2_format;
> + struct reg2csr_format reg2csr_format;
> };
>
> #define LOONGARCH_INSN_SIZE sizeof(union loongarch_instruction)
> diff --git a/arch/loongarch/kvm/exit.c b/arch/loongarch/kvm/exit.c
> index 508cbce31aa5..bd33fe0c6424 100644
> --- a/arch/loongarch/kvm/exit.c
> +++ b/arch/loongarch/kvm/exit.c
> @@ -96,3 +96,95 @@ static int _kvm_handle_csr(struct kvm_vcpu *vcpu, larch_inst inst)
>
> return EMULATE_DONE;
> }
> +
> +int _kvm_emu_iocsr(larch_inst inst, struct kvm_run *run, struct kvm_vcpu *vcpu)
> +{
> + u32 rd, rj, opcode;
> + u32 addr;
> + unsigned long val;
> + int ret;
> +
> + /*
> + * Each IOCSR with different opcode
> + */
> + rd = inst.reg2_format.rd;
> + rj = inst.reg2_format.rj;
> + opcode = inst.reg2_format.opcode;
> + addr = vcpu->arch.gprs[rj];
> + ret = EMULATE_DO_IOCSR;
> + run->iocsr_io.phys_addr = addr;
> + run->iocsr_io.is_write = 0;
> +
> + /* LoongArch is Little endian */
> + switch (opcode) {
> + case iocsrrdb_op:
> + run->iocsr_io.len = 1;
> + break;
> + case iocsrrdh_op:
> + run->iocsr_io.len = 2;
> + break;
> + case iocsrrdw_op:
> + run->iocsr_io.len = 4;
> + break;
> + case iocsrrdd_op:
> + run->iocsr_io.len = 8;
> + break;
> + case iocsrwrb_op:
> + run->iocsr_io.len = 1;
> + run->iocsr_io.is_write = 1;
> + break;
> + case iocsrwrh_op:
> + run->iocsr_io.len = 2;
> + run->iocsr_io.is_write = 1;
> + break;
> + case iocsrwrw_op:
> + run->iocsr_io.len = 4;
> + run->iocsr_io.is_write = 1;
> + break;
> + case iocsrwrd_op:
> + run->iocsr_io.len = 8;
> + run->iocsr_io.is_write = 1;
> + break;
> + default:
> + ret = EMULATE_FAIL;
> + break;
> + }
> +
> + if (ret == EMULATE_DO_IOCSR) {
> + if (run->iocsr_io.is_write) {
> + val = vcpu->arch.gprs[rd];
> + memcpy(run->iocsr_io.data, &val, run->iocsr_io.len);
> + }
> + vcpu->arch.io_gpr = rd;
> + }
> +
> + return ret;
> +}
> +
> +int _kvm_complete_iocsr_read(struct kvm_vcpu *vcpu, struct kvm_run *run)
> +{
> + unsigned long *gpr = &vcpu->arch.gprs[vcpu->arch.io_gpr];
> + enum emulation_result er = EMULATE_DONE;
> +
> + switch (run->iocsr_io.len) {
> + case 8:
> + *gpr = *(s64 *)run->iocsr_io.data;
> + break;
> + case 4:
> + *gpr = *(int *)run->iocsr_io.data;
> + break;
> + case 2:
> + *gpr = *(short *)run->iocsr_io.data;
> + break;
> + case 1:
> + *gpr = *(char *) run->iocsr_io.data;
> + break;
> + default:
> + kvm_err("Bad IOCSR length: %d,addr is 0x%lx",
> + run->iocsr_io.len, vcpu->arch.badv);
> + er = EMULATE_FAIL;
> + break;
> + }
> +
> + return er;
> +}
next prev parent reply other threads:[~2023-06-06 1:36 UTC|newest]
Thread overview: 73+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-30 1:51 [PATCH v12 00/31] Add KVM LoongArch support Tianrui Zhao
2023-05-30 1:51 ` [PATCH v12 01/31] LoongArch: KVM: Add kvm related header files Tianrui Zhao
2023-06-05 5:00 ` Huacai Chen
2023-06-05 10:18 ` Paolo Bonzini
2023-06-05 12:22 ` bibo, mao
2023-06-06 6:30 ` Youling Tang
2023-06-06 10:00 ` Tianrui Zhao
2023-05-30 1:51 ` [PATCH v12 02/31] LoongArch: KVM: Implement kvm module related interface Tianrui Zhao
2023-06-05 12:27 ` bibo, mao
2023-05-30 1:51 ` [PATCH v12 03/31] LoongArch: KVM: Implement kvm hardware enable, disable interface Tianrui Zhao
2023-05-30 1:51 ` [PATCH v12 04/31] LoongArch: KVM: Implement VM related functions Tianrui Zhao
2023-06-05 12:31 ` bibo, mao
2023-05-30 1:51 ` [PATCH v12 05/31] LoongArch: KVM: Add vcpu related header files Tianrui Zhao
2023-06-05 12:42 ` bibo, mao
2023-06-06 2:00 ` Tianrui Zhao
2023-05-30 1:51 ` [PATCH v12 06/31] LoongArch: KVM: Implement vcpu create and destroy interface Tianrui Zhao
2023-06-05 12:44 ` bibo, mao
2023-05-30 1:51 ` [PATCH v12 07/31] LoongArch: KVM: Implement vcpu run interface Tianrui Zhao
2023-06-05 12:53 ` bibo, mao
2023-06-06 2:02 ` Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 08/31] LoongArch: KVM: Implement vcpu handle exit interface Tianrui Zhao
2023-06-05 13:03 ` bibo, mao
2023-06-06 2:13 ` Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 09/31] LoongArch: KVM: Implement vcpu get, vcpu set registers Tianrui Zhao
2023-06-05 13:04 ` bibo, mao
2023-06-06 6:41 ` Youling Tang
2023-06-06 9:12 ` Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 10/31] LoongArch: KVM: Implement vcpu ENABLE_CAP ioctl interface Tianrui Zhao
2023-06-05 13:12 ` bibo, mao
2023-06-06 3:20 ` Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 11/31] LoongArch: KVM: Implement fpu related operations for vcpu Tianrui Zhao
2023-06-05 13:13 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 12/31] LoongArch: KVM: Implement vcpu interrupt operations Tianrui Zhao
2023-06-05 13:13 ` bibo, mao
2023-06-06 6:49 ` Youling Tang
2023-06-06 9:13 ` Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 13/31] LoongArch: KVM: Implement misc vcpu related interfaces Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 14/31] LoongArch: KVM: Implement vcpu load and vcpu put operations Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 15/31] LoongArch: KVM: Implement vcpu status description Tianrui Zhao
2023-06-05 13:04 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 16/31] LoongArch: KVM: Implement update VM id function Tianrui Zhao
2023-06-06 1:13 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 17/31] LoongArch: KVM: Implement virtual machine tlb operations Tianrui Zhao
2023-06-06 1:20 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 18/31] LoongArch: KVM: Implement vcpu timer operations Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 19/31] LoongArch: KVM: Implement kvm mmu operations Tianrui Zhao
2023-06-06 1:28 ` bibo, mao
2023-06-06 2:51 ` Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 20/31] LoongArch: KVM: Implement handle csr excption Tianrui Zhao
2023-06-06 1:35 ` bibo, mao
2023-06-06 2:59 ` Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 21/31] LoongArch: KVM: Implement handle iocsr exception Tianrui Zhao
2023-06-06 1:36 ` bibo, mao [this message]
2023-05-30 1:52 ` [PATCH v12 22/31] LoongArch: KVM: Implement handle idle exception Tianrui Zhao
2023-06-06 1:36 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 23/31] LoongArch: KVM: Implement handle gspr exception Tianrui Zhao
2023-06-06 1:38 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 24/31] LoongArch: KVM: Implement handle mmio exception Tianrui Zhao
2023-06-06 1:41 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 25/31] LoongArch: KVM: Implement handle fpu exception Tianrui Zhao
2023-06-06 1:42 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 26/31] LoongArch: KVM: Implement kvm exception vector Tianrui Zhao
2023-06-06 1:43 ` bibo, mao
2023-06-06 7:00 ` Youling Tang
2023-06-06 9:16 ` Tianrui Zhao
2023-06-08 11:44 ` 赵天瑞
2023-05-30 1:52 ` [PATCH v12 27/31] LoongArch: KVM: Implement vcpu world switch Tianrui Zhao
2023-06-06 2:27 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 28/31] LoongArch: KVM: Implement probe virtualization when LoongArch cpu init Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 29/31] LoongArch: KVM: Enable kvm config and add the makefile Tianrui Zhao
2023-06-06 2:37 ` bibo, mao
2023-05-30 1:52 ` [PATCH v12 30/31] LoongArch: KVM: Supplement kvm document about LoongArch-specific part Tianrui Zhao
2023-05-30 1:52 ` [PATCH v12 31/31] LoongArch: KVM: Add maintainers for LoongArch KVM Tianrui Zhao
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4cb50392-59df-cc0f-4356-ad95027dd67b@loongson.cn \
--to=maobibo@loongson.cn \
--cc=alexander.deucher@amd.com \
--cc=axboe@kernel.dk \
--cc=broonie@kernel.org \
--cc=chenhuacai@kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=kernel@xen0n.name \
--cc=kvm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=loongarch@lists.linux.dev \
--cc=oliver.upton@linux.dev \
--cc=pbonzini@redhat.com \
--cc=xry111@xry111.site \
--cc=zhaotianrui@loongson.cn \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®