mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: "bibo, mao" <maobibo@loongson.cn>
To: Tianrui Zhao <zhaotianrui@loongson.cn>,
	linux-kernel@vger.kernel.org, kvm@vger.kernel.org
Cc: Paolo Bonzini <pbonzini@redhat.com>,
	Huacai Chen <chenhuacai@kernel.org>,
	WANG Xuerui <kernel@xen0n.name>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	loongarch@lists.linux.dev, Jens Axboe <axboe@kernel.dk>,
	Mark Brown <broonie@kernel.org>,
	Alex Deucher <alexander.deucher@amd.com>,
	Oliver Upton <oliver.upton@linux.dev>,
	Xi Ruoyao <xry111@xry111.site>
Subject: Re: [PATCH v12 02/31] LoongArch: KVM: Implement kvm module related interface
Date: Mon, 5 Jun 2023 20:27:17 +0800	[thread overview]
Message-ID: <c4d2d50f-9cd0-6326-0daa-0f4eafb8b385@loongson.cn> (raw)
In-Reply-To: <20230530015223.147755-3-zhaotianrui@loongson.cn>

Reviewed-by: Bibo, Mao <maobibo@loongson.cn>

在 2023/5/30 09:51, Tianrui Zhao 写道:
> Implement LoongArch kvm module init, module exit interface,
> using kvm context to save the vpid info and vcpu world switch
> interface pointer.
> 
> Signed-off-by: Tianrui Zhao <zhaotianrui@loongson.cn>
> ---
>  arch/loongarch/kvm/main.c | 276 ++++++++++++++++++++++++++++++++++++++
>  1 file changed, 276 insertions(+)
>  create mode 100644 arch/loongarch/kvm/main.c
> 
> diff --git a/arch/loongarch/kvm/main.c b/arch/loongarch/kvm/main.c
> new file mode 100644
> index 000000000000..228d21dc40ae
> --- /dev/null
> +++ b/arch/loongarch/kvm/main.c
> @@ -0,0 +1,276 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Copyright (C) 2020-2023 Loongson Technology Corporation Limited
> + */
> +
> +#include <linux/err.h>
> +#include <linux/module.h>
> +#include <linux/kvm_host.h>
> +#include <asm/cacheflush.h>
> +
> +static struct kvm_context __percpu *vmcs;
> +struct kvm_world_switch *kvm_loongarch_ops;
> +unsigned long vpid_mask;
> +static int gcsr_flag[CSR_MAX_NUMS];
> +
> +int get_gcsr_flag(int csr)
> +{
> +	return gcsr_flag[csr];
> +}
> +
> +static inline void set_gcsr_sw_flag(int csr)
> +{
> +	gcsr_flag[csr] |= SW_GCSR;
> +}
> +
> +static inline void set_gcsr_hw_flag(int csr)
> +{
> +	gcsr_flag[csr] |= HW_GCSR;
> +}
> +
> +/*
> + * The default value of gcsr_flag[CSR] is 0(INVALID_GCSR), and we use this
> + * function to set the flag to 1(SW_GCSR) or 2(HW_GCSR) if the gcsr is software
> + * or hardware. It will be used by get/set_gcsr, if gcsr_flag is HW we should
> + * use gcsrrd/gcsrwr to access it, else use sw csr to emulate it.
> + */
> +static void _kvm_init_gcsr_flag(void)
> +{
> +	set_gcsr_hw_flag(LOONGARCH_CSR_CRMD);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_PRMD);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_EUEN);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_MISC);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_ECFG);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_ESTAT);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_ERA);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_BADV);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_BADI);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_EENTRY);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBIDX);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBEHI);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBELO0);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBELO1);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_ASID);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_PGDL);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_PGDH);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_PWCTL0);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_PWCTL1);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_STLBPGSIZE);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_RVACFG);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_CPUID);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_PRCFG1);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_PRCFG2);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_PRCFG3);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_KS0);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_KS1);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_KS2);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_KS3);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_KS4);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_KS5);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_KS6);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_KS7);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TMID);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TCFG);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TVAL);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_CNTC);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_LLBCTL);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBRENTRY);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBRBADV);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBRERA);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBRSAVE);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBRELO0);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBRELO1);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBREHI);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_TLBRPRMD);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_DMWIN0);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_DMWIN1);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_DMWIN2);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_DMWIN3);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_MWPS);
> +	set_gcsr_hw_flag(LOONGARCH_CSR_FWPS);
> +
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IMPCTL1);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IMPCTL2);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_MERRCTL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_MERRINFO1);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_MERRINFO2);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_MERRENTRY);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_MERRERA);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_MERRSAVE);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_CTAG);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DEBUG);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DERA);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DESAVE);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PRCFG1);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PRCFG2);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PRCFG3);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PGD);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_TINTCLR);
> +
> +	set_gcsr_sw_flag(LOONGARCH_CSR_FWPS);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_FWPC);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_MWPS);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_MWPC);
> +
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB0ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB0MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB0CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB0ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB1ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB1MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB1CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB1ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB2ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB2MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB2CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB2ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB3ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB3MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB3CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB3ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB4ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB4MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB4CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB4ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB5ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB5MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB5CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB5ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB6ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB6MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB6CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB6ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB7ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB7MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB7CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_DB7ASID);
> +
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB0ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB0MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB0CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB0ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB1ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB1MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB1CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB1ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB2ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB2MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB2CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB2ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB3ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB3MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB3CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB3ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB4ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB4MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB4CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB4ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB5ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB5MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB5CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB5ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB6ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB6MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB6CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB6ASID);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB7ADDR);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB7MASK);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB7CTRL);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_IB7ASID);
> +
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PERFCTRL0);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PERFCNTR0);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PERFCTRL1);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PERFCNTR1);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PERFCTRL2);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PERFCNTR2);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PERFCTRL3);
> +	set_gcsr_sw_flag(LOONGARCH_CSR_PERFCNTR3);
> +}
> +
> +static int kvm_loongarch_env_init(void)
> +{
> +	struct kvm_context *context;
> +	int cpu, order;
> +	void *addr;
> +
> +	vmcs = alloc_percpu(struct kvm_context);
> +	if (!vmcs) {
> +		pr_err("kvm: failed to allocate percpu kvm_context\n");
> +		return -ENOMEM;
> +	}
> +
> +	kvm_loongarch_ops = kzalloc(sizeof(*kvm_loongarch_ops), GFP_KERNEL);
> +	if (!kvm_loongarch_ops)
> +		return -ENOMEM;
> +
> +	/*
> +	 * There will be problem in world switch code if there
> +	 * is page fault reenter, since pgd register is shared
> +	 * between root kernel and kvm hypervisor. World switch
> +	 * entry need be unmapped area, cannot be tlb mapped area.
> +	 * In future if hw pagetable walking is supported, or there
> +	 * is separate pgd registers between root kernel and kvm
> +	 * hypervisor, copying about world switch code will not be used.
> +	 */
> +
> +	order = get_order(kvm_vector_size + kvm_enter_guest_size);
> +	addr = (void *)__get_free_pages(GFP_KERNEL, order);
> +	if (!addr) {
> +		free_percpu(vmcs);
> +		return -ENOMEM;
> +	}
> +
> +	memcpy(addr, kvm_vector_entry, kvm_vector_size);
> +	memcpy(addr + kvm_vector_size, kvm_enter_guest, kvm_enter_guest_size);
> +	flush_icache_range((unsigned long)addr, (unsigned long)addr +
> +				kvm_vector_size + kvm_enter_guest_size);
> +	kvm_loongarch_ops->guest_eentry = addr;
> +	kvm_loongarch_ops->enter_guest = addr + kvm_vector_size;
> +	kvm_loongarch_ops->page_order = order;
> +
> +	vpid_mask = read_csr_gstat();
> +	vpid_mask = (vpid_mask & CSR_GSTAT_GIDBIT) >> CSR_GSTAT_GIDBIT_SHIFT;
> +	if (vpid_mask)
> +		vpid_mask = GENMASK(vpid_mask - 1, 0);
> +
> +	for_each_possible_cpu(cpu) {
> +		context = per_cpu_ptr(vmcs, cpu);
> +		context->vpid_cache = vpid_mask + 1;
> +		context->last_vcpu = NULL;
> +	}
> +
> +	_kvm_init_fault();
> +	_kvm_init_gcsr_flag();
> +
> +	return 0;
> +}
> +
> +static void kvm_loongarch_env_exit(void)
> +{
> +	free_pages((unsigned long)kvm_loongarch_ops->guest_eentry, kvm_loongarch_ops->page_order);
> +	free_percpu(vmcs);
> +}
> +
> +static int kvm_loongarch_init(void)
> +{
> +	int r;
> +
> +	if (!cpu_has_lvz)
> +		return 0;
> +
> +	r = kvm_loongarch_env_init();
> +	if (r)
> +		return r;
> +
> +	return kvm_init(sizeof(struct kvm_vcpu), 0, THIS_MODULE);
> +}
> +
> +static void kvm_loongarch_exit(void)
> +{
> +	kvm_exit();
> +	kvm_loongarch_env_exit();
> +}
> +
> +module_init(kvm_loongarch_init);
> +module_exit(kvm_loongarch_exit);


  reply	other threads:[~2023-06-05 12:27 UTC|newest]

Thread overview: 73+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-05-30  1:51 [PATCH v12 00/31] Add KVM LoongArch support Tianrui Zhao
2023-05-30  1:51 ` [PATCH v12 01/31] LoongArch: KVM: Add kvm related header files Tianrui Zhao
2023-06-05  5:00   ` Huacai Chen
2023-06-05 10:18     ` Paolo Bonzini
2023-06-05 12:22   ` bibo, mao
2023-06-06  6:30   ` Youling Tang
2023-06-06 10:00     ` Tianrui Zhao
2023-05-30  1:51 ` [PATCH v12 02/31] LoongArch: KVM: Implement kvm module related interface Tianrui Zhao
2023-06-05 12:27   ` bibo, mao [this message]
2023-05-30  1:51 ` [PATCH v12 03/31] LoongArch: KVM: Implement kvm hardware enable, disable interface Tianrui Zhao
2023-05-30  1:51 ` [PATCH v12 04/31] LoongArch: KVM: Implement VM related functions Tianrui Zhao
2023-06-05 12:31   ` bibo, mao
2023-05-30  1:51 ` [PATCH v12 05/31] LoongArch: KVM: Add vcpu related header files Tianrui Zhao
2023-06-05 12:42   ` bibo, mao
2023-06-06  2:00     ` Tianrui Zhao
2023-05-30  1:51 ` [PATCH v12 06/31] LoongArch: KVM: Implement vcpu create and destroy interface Tianrui Zhao
2023-06-05 12:44   ` bibo, mao
2023-05-30  1:51 ` [PATCH v12 07/31] LoongArch: KVM: Implement vcpu run interface Tianrui Zhao
2023-06-05 12:53   ` bibo, mao
2023-06-06  2:02     ` Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 08/31] LoongArch: KVM: Implement vcpu handle exit interface Tianrui Zhao
2023-06-05 13:03   ` bibo, mao
2023-06-06  2:13     ` Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 09/31] LoongArch: KVM: Implement vcpu get, vcpu set registers Tianrui Zhao
2023-06-05 13:04   ` bibo, mao
2023-06-06  6:41   ` Youling Tang
2023-06-06  9:12     ` Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 10/31] LoongArch: KVM: Implement vcpu ENABLE_CAP ioctl interface Tianrui Zhao
2023-06-05 13:12   ` bibo, mao
2023-06-06  3:20     ` Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 11/31] LoongArch: KVM: Implement fpu related operations for vcpu Tianrui Zhao
2023-06-05 13:13   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 12/31] LoongArch: KVM: Implement vcpu interrupt operations Tianrui Zhao
2023-06-05 13:13   ` bibo, mao
2023-06-06  6:49   ` Youling Tang
2023-06-06  9:13     ` Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 13/31] LoongArch: KVM: Implement misc vcpu related interfaces Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 14/31] LoongArch: KVM: Implement vcpu load and vcpu put operations Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 15/31] LoongArch: KVM: Implement vcpu status description Tianrui Zhao
2023-06-05 13:04   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 16/31] LoongArch: KVM: Implement update VM id function Tianrui Zhao
2023-06-06  1:13   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 17/31] LoongArch: KVM: Implement virtual machine tlb operations Tianrui Zhao
2023-06-06  1:20   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 18/31] LoongArch: KVM: Implement vcpu timer operations Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 19/31] LoongArch: KVM: Implement kvm mmu operations Tianrui Zhao
2023-06-06  1:28   ` bibo, mao
2023-06-06  2:51     ` Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 20/31] LoongArch: KVM: Implement handle csr excption Tianrui Zhao
2023-06-06  1:35   ` bibo, mao
2023-06-06  2:59     ` Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 21/31] LoongArch: KVM: Implement handle iocsr exception Tianrui Zhao
2023-06-06  1:36   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 22/31] LoongArch: KVM: Implement handle idle exception Tianrui Zhao
2023-06-06  1:36   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 23/31] LoongArch: KVM: Implement handle gspr exception Tianrui Zhao
2023-06-06  1:38   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 24/31] LoongArch: KVM: Implement handle mmio exception Tianrui Zhao
2023-06-06  1:41   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 25/31] LoongArch: KVM: Implement handle fpu exception Tianrui Zhao
2023-06-06  1:42   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 26/31] LoongArch: KVM: Implement kvm exception vector Tianrui Zhao
2023-06-06  1:43   ` bibo, mao
2023-06-06  7:00   ` Youling Tang
2023-06-06  9:16     ` Tianrui Zhao
2023-06-08 11:44     ` 赵天瑞
2023-05-30  1:52 ` [PATCH v12 27/31] LoongArch: KVM: Implement vcpu world switch Tianrui Zhao
2023-06-06  2:27   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 28/31] LoongArch: KVM: Implement probe virtualization when LoongArch cpu init Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 29/31] LoongArch: KVM: Enable kvm config and add the makefile Tianrui Zhao
2023-06-06  2:37   ` bibo, mao
2023-05-30  1:52 ` [PATCH v12 30/31] LoongArch: KVM: Supplement kvm document about LoongArch-specific part Tianrui Zhao
2023-05-30  1:52 ` [PATCH v12 31/31] LoongArch: KVM: Add maintainers for LoongArch KVM Tianrui Zhao

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c4d2d50f-9cd0-6326-0daa-0f4eafb8b385@loongson.cn \
    --to=maobibo@loongson.cn \
    --cc=alexander.deucher@amd.com \
    --cc=axboe@kernel.dk \
    --cc=broonie@kernel.org \
    --cc=chenhuacai@kernel.org \
    --cc=gregkh@linuxfoundation.org \
    --cc=kernel@xen0n.name \
    --cc=kvm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=loongarch@lists.linux.dev \
    --cc=oliver.upton@linux.dev \
    --cc=pbonzini@redhat.com \
    --cc=xry111@xry111.site \
    --cc=zhaotianrui@loongson.cn \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®