mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Vasant Hegde <vasant.hegde@amd.com>
To: Wei Wang <wei.w.wang@hotmail.com>,
	joro@8bytes.org, suravee.suthikulpanit@amd.com, will@kernel.org,
	robin.murphy@arm.com, thomas.lendacky@amd.com, aik@amd.com,
	jgg@nvidia.com, kevin.tian@intel.com, xuyongwei@open-hieco.net
Cc: iommu@lists.linux.dev, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 2/3] iommu/amd: Fix false positive in SB IOAPIC IVRS validation
Date: Fri, 29 May 2026 10:00:12 +0530	[thread overview]
Message-ID: <52ea7085-d4d1-4af0-86d1-6f832ffe5e93@amd.com> (raw)
In-Reply-To: <SI2PR01MB43933B2373A4FB93FF5CD5D5DC5DA@SI2PR01MB4393.apcprd01.prod.exchangelabs.com>



On 4/6/2026 9:10 PM, Wei Wang wrote:
> The check_ioapic_information() function is designed to prevent boot hangs
> by ensuring the Southbridge (SB) IOAPIC is properly mapped in the IVRS
> table before enabling Interrupt Remapping.
> 
> Currently, this check passes if *any* enumerated IOAPIC matches the
> expected SB IOAPIC device ID. If a buggy BIOS assigns IOAPIC_SB_DEVID
> (00:14.0) to a non-SB IOAPIC entry in the IVRS, while the actual SB IOAPIC
> (APIC ID that owns GSI 0) gets a different or wrong devid, the check hits
> a false positive and succeeds.
> 
> This erroneously enables Interrupt Remapping. Consequently, the IOMMU
> blocks unmapped interrupts from the actual SB IOAPIC, dropping the system
> timer and leading to a silent kernel boot hang.
> 
> Tighten the validation to verify the device ID specifically against the SB
> IOAPIC by matching their APIC IDs first. This prevents the validation
> check from being bypassed via device ID aliasing.
> 
> Fixes: c2ff5cf5294b ("iommu/amd: Work around wrong IOAPIC device-id in IVRS table")
> Signed-off-by: Wei Wang <wei.w.wang@hotmail.com>


Reviewed-by: Vasant Hegde <vasant.hegde@amd.com>


-Vasant




  reply	other threads:[~2026-05-29  4:30 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-04-06 15:40 [PATCH v1 0/3] iommu/amd: Fix and improve " Wei Wang
2026-04-06 15:40 ` [PATCH v1 1/3] iommu/amd: Prevent SB IOAPIC from overriding IVRS validation errors Wei Wang
2026-05-29  4:13   ` Vasant Hegde
2026-04-06 15:40 ` [PATCH v1 2/3] iommu/amd: Fix false positive in SB IOAPIC IVRS validation Wei Wang
2026-05-29  4:30   ` Vasant Hegde [this message]
2026-04-06 15:40 ` [PATCH v1 3/3] iommu/amd: Dynamically verify Southbridge IOAPIC via PCI config space Wei Wang
2026-05-29  4:30   ` Vasant Hegde
2026-05-11  7:40 ` [PATCH v1 0/3] iommu/amd: Fix and improve SB IOAPIC IVRS validation Jörg Rödel
2026-05-17 17:55   ` Vasant Hegde
2026-05-26 13:40     ` 徐勇伟

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=52ea7085-d4d1-4af0-86d1-6f832ffe5e93@amd.com \
    --to=vasant.hegde@amd.com \
    --cc=aik@amd.com \
    --cc=iommu@lists.linux.dev \
    --cc=jgg@nvidia.com \
    --cc=joro@8bytes.org \
    --cc=kevin.tian@intel.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=robin.murphy@arm.com \
    --cc=suravee.suthikulpanit@amd.com \
    --cc=thomas.lendacky@amd.com \
    --cc=wei.w.wang@hotmail.com \
    --cc=will@kernel.org \
    --cc=xuyongwei@open-hieco.net \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®