mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
* [RFC] dt-bindings: riscv: enum for riscv,isa
@ 2021-04-06 19:05 Heinrich Schuchardt
  2021-04-23  3:32 ` Palmer Dabbelt
  0 siblings, 1 reply; 2+ messages in thread
From: Heinrich Schuchardt @ 2021-04-06 19:05 UTC (permalink / raw)
  To: Rob Herring, Paul Walmsley, Palmer Dabbelt, Albert Ou
  Cc: linux-kernel, linux-riscv, devicetree

In Documentation/devicetree/bindings/riscv/cpus.yaml I find for riscv,isa:

     enum:
       - rv64imac
       - rv64imafdc

This implies that 'rv64imafc' or 'rv64imafdqc' would be illegal values
while these combinations of extensions would be compliant with "The
RISC-V Instruction Set Manual".

To me it does not make much sense to try to enumerate all permissible
permutations of RISC-V extensions.

Shouldn't this enum be removed and replaced by examples?

Best regards

Heinrich

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2021-04-23  3:32 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-04-06 19:05 [RFC] dt-bindings: riscv: enum for riscv,isa Heinrich Schuchardt
2021-04-23  3:32 ` Palmer Dabbelt

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®