mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Chao Gao <chao.gao@intel.com>
To: Binbin Wu <binbin.wu@linux.intel.com>
Cc: <linux-kernel@vger.kernel.org>, <kvm@vger.kernel.org>,
	<seanjc@google.com>, <pbonzini@redhat.com>,
	<dave.hansen@linux.intel.com>, <andrew.cooper3@citrix.com>,
	<nik.borisov@suse.com>, <kas@kernel.org>,
	<rick.p.edgecombe@intel.com>, <xiaoyao.li@intel.com>,
	<tony.lindgren@linux.intel.com>, <kishen.maloor@intel.com>,
	<dedekind1@gmail.com>, <adrian.hunter@intel.com>
Subject: Re: [PATCH v5 4/5] KVM: TDX: Report only KVM-allowed CPUIDs in KVM_TDX_CAPABILITIES
Date: Fri, 23 Oct 2026 11:27:03 +0800	[thread overview]
Message-ID: <atrUBx5IecGkKaaJ@intel.com> (raw)
In-Reply-To: <20261016091422.3182216-5-binbin.wu@linux.intel.com>

On Fri, Oct 16, 2026 at 05:14:21PM +0800, Binbin Wu wrote:
>Filter the directly configurable CPUID bits reported through
>KVM_TDX_CAPABILITIES against KVM's TDX allowlist, and drop the hardcoded
>denylist-based filtering.
>
>The TDX module reports the CPUID bits that the VMM can directly configure
>for a TD, but KVM must not advertise bits that it doesn't support, as
>blindly exposing a feature that clobbers host state can corrupt the host.
>The existing denylist, which clears only TSX and WAITPKG, can't account
>for such features introduced by future TDX modules.
>
>Add tdx_get_cpuid_cfg_mask() to compute the mask of directly configurable
>bits that KVM allows for a given CPUID register, and apply it to every
>CPUID entry reported through KVM_TDX_CAPABILITIES.  The mask combines
>feature bits, taken from tdx_cpu_cfg_caps[], with non-feature bits, which
>are identified by function, index, and register.
>
>Treat CPUID.0x1.{EAX,EBX}, CPUID.{0x4,0x18,0x1F}, and CPUID.0x80000008.EAX
>as fully allowed, as these registers enumerate non-feature information,
>e.g. family/model/stepping, brand index, CLFLUSH line size, APIC ID,
>cache/TLB/topology properties, and address sizes.  Allow the reserved bits
>in them as well.  Though there's no architectural guarantee, given what
>these registers enumerate, the reserved bits are expected to be used to
>extend the existing information rather than to enumerate new features.
>
>Also allow CPUID.0x24.0.EBX[7:0] (AVX10 version), which the TDX module
>reports as directly configurable when AVX10 is supported, even though the
>CPUID virtualization table in the "Intel TDX ABI Definitions" currently
>lists it as not configurable.  The table is expected to be corrected.
>
>As a result, directly configurable bits that aren't in the allowlist,
>including bits introduced by future TDX modules, aren't advertised to
>userspace until KVM explicitly opts in.
>
>Note, the change is user-visible, as some bits that were previously
>reported as configurable no longer are.  The ABI itself is unchanged: KVM
>already filtered unsupported CPUID bits out of KVM_TDX_CAPABILITIES, albeit
>via a denylist, and the set of configurable bits already varies with the
>TDX module and KVM versions.
>
>The change isn't expected to break userspace or guests:
> - Userspace that honors KVM_TDX_CAPABILITIES simply stops setting the
>   dropped bits, and KVM_TDX_INIT_VM still succeeds.
> - CORE_CAPABILITIES, which older TDX module specs defined as fixed-1, is
>   still allowed.
> - The dropped features are either obsolete or unsupported by KVM, and in
>   the latter case, a guest relying on them would already have run into
>   problems.
>
>Signed-off-by: Binbin Wu <binbin.wu@linux.intel.com>

Reviewed-by: Chao Gao <chao.gao@intel.com>

  parent reply	other threads:[~2026-10-23  3:27 UTC|newest]

Thread overview: 19+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-10-16  9:14 [PATCH v5 0/5] KVM: TDX: Validate directly configurable CPUID bits Binbin Wu
2026-10-16  9:14 ` [PATCH v5 1/5] KVM: TDX: Check unsupported CPUID bits against the TDX module's subleaf Binbin Wu
2026-10-16 15:25   ` Sean Christopherson
2026-10-16 22:15     ` Binbin Wu
2026-10-16 23:26       ` Sean Christopherson
2026-10-16  9:14 ` [PATCH v5 2/5] KVM: TDX: Track configurable CPUID bits allowed by KVM Binbin Wu
2026-10-23  3:24   ` Chao Gao
2026-10-16  9:14 ` [PATCH v5 3/5] KVM: TDX: Add CORE_CAPABILITIES to the allowlist Binbin Wu
2026-10-23  3:25   ` Chao Gao
2026-10-16  9:14 ` [PATCH v5 4/5] KVM: TDX: Report only KVM-allowed CPUIDs in KVM_TDX_CAPABILITIES Binbin Wu
2026-10-21  0:39   ` Edgecombe, Rick P
2026-10-21  2:15     ` Binbin Wu
2026-10-21 17:19       ` Edgecombe, Rick P
2026-10-22  2:20         ` Binbin Wu
2026-10-23  3:27   ` Chao Gao [this message]
2026-10-16  9:14 ` [PATCH v5 5/5] KVM: TDX: Validate userspace CPUID input for KVM_TDX_INIT_VM Binbin Wu
2026-10-23  3:37   ` Chao Gao
2026-10-21  0:59 ` [PATCH v5 0/5] KVM: TDX: Validate directly configurable CPUID bits Edgecombe, Rick P
2026-10-21 17:43 ` Nikolay Borisov

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=atrUBx5IecGkKaaJ@intel.com \
    --to=chao.gao@intel.com \
    --cc=adrian.hunter@intel.com \
    --cc=andrew.cooper3@citrix.com \
    --cc=binbin.wu@linux.intel.com \
    --cc=dave.hansen@linux.intel.com \
    --cc=dedekind1@gmail.com \
    --cc=kas@kernel.org \
    --cc=kishen.maloor@intel.com \
    --cc=kvm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=nik.borisov@suse.com \
    --cc=pbonzini@redhat.com \
    --cc=rick.p.edgecombe@intel.com \
    --cc=seanjc@google.com \
    --cc=tony.lindgren@linux.intel.com \
    --cc=xiaoyao.li@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®