mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Binbin Wu <binbin.wu@linux.intel.com>
To: Nikolay Borisov <nik.borisov@suse.com>
Cc: linux-kernel@vger.kernel.org, kvm@vger.kernel.org,
	seanjc@google.com, pbonzini@redhat.com,
	dave.hansen@linux.intel.com, andrew.cooper3@citrix.com,
	kas@kernel.org, rick.p.edgecombe@intel.com, xiaoyao.li@intel.com,
	chao.gao@intel.com, tony.lindgren@linux.intel.com,
	kishen.maloor@intel.com, dedekind1@gmail.com,
	adrian.hunter@intel.com
Subject: Re: [PATCH v5 0/5] KVM: TDX: Validate directly configurable CPUID bits
Date: Tue, 27 Oct 2026 11:17:30 +0800	[thread overview]
Message-ID: <c2fbd673-6f2a-446e-b5d3-04a97bb86930@linux.intel.com> (raw)
In-Reply-To: <fe3eaf31-acc3-4132-b768-9451c00aa746@suse.com>

On 10/22/2026 1:43 AM, Nikolay Borisov wrote:
> 
> 
> On 16.10.26 г. 12:14 ч., Binbin Wu wrote:
>> The TDX module reports a set of CPUID bits that the VMM can directly
>> configure for a TD, but KVM cannot blindly expose all module-supported
>> bits to userspace.  Certain features imply additional architectural state
>> (such as one or more MSRs) that KVM must explicitly manage across
>> host/guest transitions to prevent host state corruption.
>>
>> Today, KVM hardcodes a denylist to filter out host state clobbering
>> features that KVM doesn't support.  However, a denylist doesn't scale as
>> the TDX module evolves, i.e. host state clobbering features added by a
>> future TDX module are not covered by the denylist, and userspace could
>> enable a feature that KVM doesn't support.
>>
>> This series builds an allowlist for directly configurable CPUID bits, and
>> filters and validates userspace input against it, so that newly introduced
>> TDX directly configurable CPUID feature bits can only be enabled by
>> userspace after KVM explicitly opts in.  Except for a few fixed-1 bits
>> required for basic TDX support, host state clobbering features are either
>> directly configurable or gated by TD ATTRIBUTES/XFAM.  KVM already
>> validates ATTRIBUTES/XFAM, so the allowlist only needs to cover directly
>> configurable bits.
>>
>> Patch 1 is a standalone fix for the existing denylist check, which uses
>> the index of the matched userspace entry instead of the subleaf reported
>> by the TDX module, i.e. userspace can bypass the HLE/RTM/WAITPKG check.
>> It is tagged for stable so that it can be backported independently of
>> the rest of the series.
>>
>> Patches 2-5 build the allowlist, add CORE_CAPABILITIES to it, filter
>> KVM_TDX_CAPABILITIES, and validate the CPUID input of KVM_TDX_INIT_VM.
>> The last two patches are user-visible changes, which are now called out
>> in their changelogs, along with why existing userspace and guests are not
>> expected to be affected.
>>
>> For this version, I'm hoping to continue to collect some RBs and Acks.
>> The key discussions from v3/v4 [1] are summarized below.  Note, FRED KVM
>> support is in progress upstream [2], and no TDX module with FRED support
>> exists yet, so there is no immediate issue.  But it would be nice to get
>> this series merged sooner rather than later.
>>
>> Discussions from v3/v4:
>> - Rick asked whether the assumption that the reserved bits in
>>    CPUID.0x1.EAX, CPUID.{0x4,0x18,0x1F} and CPUID.0x80000008.EAX won't be
>>    used to enumerate features can be confirmed by the x86 architects [3].
>>    Confirmation is still pending.  Per the SDM/APM, these leaves/registers
>>    are defined for specific information (version, cache/TLB parameters,
>>    topology, and address sizes), so the reserved bits are expected to be
>>    used to extend the existing information rather than to enumerate
>>    features.  Allowing these registers in full is a best guess, but it's
>>    still far better than the existing denylist-based check.
>>
>> - Whether to restrict the TDX feature bits to kvm_cpu_caps[].
>>    The conclusion from the discussions is to construct the allowlist based
>>    on kvm_cpu_caps[], plus a few bits that KVM can support for TDs
>>    independently of kvm_cpu_caps[].  If TDX feature enabling turns out to
>>    be consistently blocked by non-TDX VM enabling, a solution can be worked
>>    out then.
>>
>> - New opt-in interface vs. backporting.
>>    There are two options for old KVM versions that don't do the filtering
>>    and validation:
>>    1) Add a new opt-in interface to expose features newly introduced by the
>>       TDX module.
>>    2) Backport this series to LTS/stable branches.
>>
>>    The opt-in design vs. backport decision is deferred, since this series
>>    is correct and an improvement either way.
>>
>> - Potential backward compatibility issue when an effective fixed-1 bit
>>    becomes directly configurable due to x86 feature deprecation.
>>    This is left for the future, i.e. it can be addressed if and when such a
>>    deprecation actually happens, e.g. by adding an opt-in interface to let
>>    users/admins choose between migration flexibility and backwards
>>    compatibility on old platforms.
>>
>> Changes since v4 [1]:
>> - Split the CPUID entry index check out into a standalone fix, which
>>    allows it to be backported to stable independently of the rest of the
>>    series.
>> - Exclude XTPR from the allowlist, as neither TDX nor KVM actually
>>    virtualizes the feature and guests don't need it. (Xiaoyao, Rick)
>> - Rename TDX_CFG_EXTRA_F() to TDX_CFG_INDEPENDENT_F(). (Xiaoyao)
>> - Fix AMX_COMPLEX to be added for CPUID_7_1_EDX instead of CPUID_1E_1_EAX.
>> - Drop the descriptions in the TDX documentation and the uapi header, as
>>    the ioctl interfaces for KVM_TDX_CAPABILITIES and KVM_TDX_INIT_VM are
>>    unchanged by this patch series.
>> - Improve changelogs and comments. (Xiaoyao, Rick)
>>
>> The series follows the CSV version of the CPUID virtualization document
>> from "Intel TDX Module ABI Definitions" [4], updated in June 2026.
>>
>> AI tools were used to:
>> - Polish the cover letter and commit messages.
>> - Do code review.
>>
>> [1] v4: https://lore.kernel.org/all/20260917072548.2314491-1-binbin.wu@linux.intel.com
>>      v3: https://lore.kernel.org/all/20260827031837.2863609-1-binbin.wu@linux.intel.com
>>      v2: https://lore.kernel.org/all/20260604023314.3907511-1-binbin.wu@linux.intel.com
>>      v1: https://lore.kernel.org/all/20260417073610.3246316-1-binbin.wu@linux.intel.com
>> [2] https://lore.kernel.org/all/20260911213659.2025974-1-sohil.mehta@intel.com
>> [3] https://lore.kernel.org/all/e7182b3c03a0e39cb60392b4d75111255418d6cf.camel@intel.com
>> [4] https://cdrdv2.intel.com/v1/dl/getContent/795381
>>
>> Binbin Wu (5):
>>    KVM: TDX: Check unsupported CPUID bits against the TDX module's
>>      subleaf
>>    KVM: TDX: Track configurable CPUID bits allowed by KVM
>>    KVM: TDX: Add CORE_CAPABILITIES to the allowlist
>>    KVM: TDX: Report only KVM-allowed CPUIDs in KVM_TDX_CAPABILITIES
>>    KVM: TDX: Validate userspace CPUID input for KVM_TDX_INIT_VM
>>
>>   arch/x86/kvm/vmx/tdx.c | 258 ++++++++++++++++++++++++++++++++++++-----
>>   1 file changed, 231 insertions(+), 27 deletions(-)
>>
>>
>> base-commit: dea4f6380f4ec96e8f3b0aaf2343764bd0d25ef4
> 
> 
> For the series:
> 
> Reviewed-by: Nikolay Borisov <nik.borisov@suse.com>

Hi Nikolay,

Thanks for your reviews!

I noticed you later gave separate RBs for patches 2 and 3. Is that because
patches 4-5 conflict with Sean's series [1] during rebase?

For now, I'll carry your RB only on patches 2 and 3 in the next version.

[1] https://lore.kernel.org/all/20261022210134.612848-1-seanjc@google.com/


  reply	other threads:[~2026-10-27  3:17 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-10-16  9:14 Binbin Wu
2026-10-16  9:14 ` [PATCH v5 1/5] KVM: TDX: Check unsupported CPUID bits against the TDX module's subleaf Binbin Wu
2026-10-16 15:25   ` Sean Christopherson
2026-10-16 22:15     ` Binbin Wu
2026-10-16 23:26       ` Sean Christopherson
2026-10-16  9:14 ` [PATCH v5 2/5] KVM: TDX: Track configurable CPUID bits allowed by KVM Binbin Wu
2026-10-23  3:24   ` Chao Gao
2026-10-23  7:35   ` Xiaoyao Li
2026-10-26  7:18   ` Nikolay Borisov
2026-10-16  9:14 ` [PATCH v5 3/5] KVM: TDX: Add CORE_CAPABILITIES to the allowlist Binbin Wu
2026-10-23  3:25   ` Chao Gao
2026-10-26  7:19   ` Nikolay Borisov
2026-10-16  9:14 ` [PATCH v5 4/5] KVM: TDX: Report only KVM-allowed CPUIDs in KVM_TDX_CAPABILITIES Binbin Wu
2026-10-21  0:39   ` Edgecombe, Rick P
2026-10-21  2:15     ` Binbin Wu
2026-10-21 17:19       ` Edgecombe, Rick P
2026-10-22  2:20         ` Binbin Wu
2026-10-23  7:42           ` Xiaoyao Li
2026-10-23  3:27   ` Chao Gao
2026-10-16  9:14 ` [PATCH v5 5/5] KVM: TDX: Validate userspace CPUID input for KVM_TDX_INIT_VM Binbin Wu
2026-10-23  3:37   ` Chao Gao
2026-10-23  7:46   ` Xiaoyao Li
2026-10-23  7:48     ` Binbin Wu
2026-10-21  0:59 ` [PATCH v5 0/5] KVM: TDX: Validate directly configurable CPUID bits Edgecombe, Rick P
2026-10-21 17:43 ` Nikolay Borisov
2026-10-27  3:17   ` Binbin Wu [this message]
2026-10-27  6:46     ` Nikolay Borisov

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c2fbd673-6f2a-446e-b5d3-04a97bb86930@linux.intel.com \
    --to=binbin.wu@linux.intel.com \
    --cc=adrian.hunter@intel.com \
    --cc=andrew.cooper3@citrix.com \
    --cc=chao.gao@intel.com \
    --cc=dave.hansen@linux.intel.com \
    --cc=dedekind1@gmail.com \
    --cc=kas@kernel.org \
    --cc=kishen.maloor@intel.com \
    --cc=kvm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=nik.borisov@suse.com \
    --cc=pbonzini@redhat.com \
    --cc=rick.p.edgecombe@intel.com \
    --cc=seanjc@google.com \
    --cc=tony.lindgren@linux.intel.com \
    --cc=xiaoyao.li@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®