From: Mike Travis <mike.travis@hpe.com>
To: Peter Zijlstra <peterz@infradead.org>
Cc: Ingo Molnar <mingo@redhat.com>, "H. Peter Anvin" <hpa@zytor.com>,
Thomas Gleixner <tglx@linutronix.de>,
Bin Gao <bin.gao@linux.intel.com>,
Prarit Bhargava <prarit@redhat.com>,
Dimitri Sivanich <dimitri.sivanich@hpe.com>,
Andrew Banman <andrew.banman@hpe.com>,
Russ Anderson <russ.anderson@hpe.com>,
linux-kernel@vger.kernel.org, x86@kernel.org
Subject: Re: [PATCH 0/4] x86/platform/UV: Update TSC support
Date: Fri, 29 Sep 2017 08:19:22 -0700 [thread overview]
Message-ID: <df8cabdd-a5f9-9e2d-b089-cf0f3dbe16eb@hpe.com> (raw)
In-Reply-To: <20170929084632.gfwugbeaonraadp3@hirez.programming.kicks-ass.net>
On 9/29/2017 1:46 AM, Peter Zijlstra wrote:
> On Thu, Sep 28, 2017 at 01:03:39PM -0500, mike.travis@hpe.com wrote:
>>
>> The UV BIOS goes to considerable effort to get the TSC synchronization
>> accurate across the entire system. Included in that are multiple chassis
>> that can have 32+ sockets. The architecture does support an external
>> high resolution clock to aid in maintaining this synchronization.
>>
>> The resulting TSC accuracy set by the UV system BIOS is much better
>> than the generic kernel TSC ADJUST functions. This is important for
>> applications that read the TSC values directly for accessing data bases.
>>
>> * These patches disable an assumption made by the kernel tsc sync
>> functions that Socket 0 in the system should have a TSC ADJUST
>> value of zero. This is not correct when the chassis are reset
>> asynchronously to each other so which TSC's should be zero is
>> not predictable.
>>
>> * When the system BIOS determines that the TSC is not stable, it then
>> sets a flag so the UV kernel setup can set the "tsc is unstable"
>> flag. A patch now prevents the kernel from attempting to fix the
>> TSC causing a slew of warning messages.
>>
>> * It also eliminates another avalanche of warning messages from older
>> BIOS that did not have the TSC ADJUST MSR (ex. >3000 msgs in a 32
>> socket Skylake system). It now notes this with a single warning
>> message and then moves on with fixing them.
>
> So I would still like to get clarification on how ART works (or likely
> doesn't) on your systems. I think for now its fairly prudent to kill
> detect_art() on UV.
I tested with both detect_art enabled and disabled and didn't notice a
difference though I wasn't sure what test to run to verify whether it
was being used or not. (I'd be glad to run some specific test if one
can be suggested?) The num/denom setting for a 2100Mhz CPU was 168/2 if
that information helps?
> Also, while indeed not strictly required, that TSC_ADJUST==0 test on
> bootcpu is nice for consumer systems, BIOS did something 'weird' if that
> is not true. Is something like is_uv_system() available early enough?
My previous version of the patches had me setting a flag that could be
checked by the tsc_sanitize_first_cpu() function and disable the
requirement of "TSC == 0 on socket 0" for any arch that specified it.
(And UV did set that flag.)
But Thomas said it was "hackery" and that TSC being 0 on socket 0 was no
longer a requirement. So I took it out for this version and made the
"TSC == 0 on socket 0" no longer the default for any arch.
>
> Other than that, the patches look good to me.
>
next prev parent reply other threads:[~2017-09-29 15:19 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-09-28 18:03 mike.travis
2017-09-28 18:03 ` [PATCH 1/4] x86/kernel: Remove requirement that TSC ADJUST must be 0 on socket 0 mike.travis
2017-09-28 18:03 ` [PATCH 2/4] x86/kernel: Skip TSC test and error messages if already unstable mike.travis
2017-09-28 18:03 ` [PATCH 3/4] x86/kernel: Drastically reduce the number of firmware bug warnings mike.travis
2017-09-28 18:03 ` [PATCH 4/4] x86/platform/UV: Add check of TSC state set by UV BIOS mike.travis
2017-09-29 8:46 ` [PATCH 0/4] x86/platform/UV: Update TSC support Peter Zijlstra
2017-09-29 15:19 ` Mike Travis [this message]
2017-09-29 16:23 ` Peter Zijlstra
2017-09-29 17:39 ` Mike Travis
2017-09-29 18:41 ` Peter Zijlstra
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=df8cabdd-a5f9-9e2d-b089-cf0f3dbe16eb@hpe.com \
--to=mike.travis@hpe.com \
--cc=andrew.banman@hpe.com \
--cc=bin.gao@linux.intel.com \
--cc=dimitri.sivanich@hpe.com \
--cc=hpa@zytor.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=peterz@infradead.org \
--cc=prarit@redhat.com \
--cc=russ.anderson@hpe.com \
--cc=tglx@linutronix.de \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®