mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
To: "Neil Armstrong" <neil.armstrong@linaro.org>,
	"Manivannan Sadhasivam" <mani@kernel.org>,
	"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
	"Krzysztof Wilczyński" <kwilczynski@kernel.org>,
	"Rob Herring" <robh@kernel.org>,
	"Bjorn Helgaas" <bhelgaas@google.com>
Cc: linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH] PCI: qcom: Advertise hotplug with no command completion support
Date: Fri, 16 Oct 2026 16:38:44 +0530	[thread overview]
Message-ID: <1ae8d4f0-1c32-4dbd-a18e-7a2ce2627efc@oss.qualcomm.com> (raw)
In-Reply-To: <d709693e-b9ad-4d53-a368-67fbb0cbd601@linaro.org>



On 10/16/2026 3:54 PM, Neil Armstrong wrote:
> Hi,
>
> On 3/14/26 02:56, Krishna Chaitanya Chundru wrote:
>> QCOM PCIe controller advertise hotplug capability in hardware but do not
>> support hotplug command completion. As a result, the PCI core registers
>> the pciehp service and issues hotplug commands that never gets completions,
>> leading to repeated timeout warnings and multi-second delays during boot
>> and suspend/resume.
>>
>> Commit a54db86ddc153 ("PCI: qcom: Do not advertise hotplug capability for
>> IPs v2.7.0 and v1.9.0") avoided these timeouts by clearing the Hot-Plug
>> Capability bit entirely, which also disabled all hotplug functionality.
>>
>> Instead of disabling hotplug, mark these controllers as not supporting
>> command completion by setting the No Command Completed Support (NCCS) bit
>> in the Slot Capabilities register. This prevents the PCI hotplug driver
>> from waiting for commands completion while still allowing hotplug-related
>> functionality such as Data Link Layer state change events.
>
> I'm a little late to the party, but marking the RC as Hotplus means the bridge
> is marked as is_pciehp and pci_bridge_d3_possible() returns false.
>
> This means this breaks D3Cold support completely since in
> __pci_host_common_d3cold_possible()
> we now check all PCI devices, including bridges, and the RC is not set in
> D3Hot anymore.
>
> The only way to enable D3Cold is to pass pcie_port_pm=force to allow D3 on all
> Hotplug bridges. Which may be wrong on TB bridges.
>
Hi Neil,
can you enable hotplug driver and use this patch [1], that should solve the issue.

[1]
https://patch.msgid.link/20260729165005.896725-1-manivannan.sadhasivam@oss.qualcomm.com

> Neil
>
>>
>> Signed-off-by: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
>> ---
>>   drivers/pci/controller/dwc/pcie-qcom.c | 2 +-
>>   1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/drivers/pci/controller/dwc/pcie-qcom.c
>> b/drivers/pci/controller/dwc/pcie-qcom.c
>> index
>> 67a16af69ddc75fca1b123e70715e692a91a9135..a2924610f3625f2456a491473c135840e31bafb9
>> 100644
>> --- a/drivers/pci/controller/dwc/pcie-qcom.c
>> +++ b/drivers/pci/controller/dwc/pcie-qcom.c
>> @@ -358,7 +358,7 @@ static void qcom_pcie_clear_hpc(struct dw_pcie *pci)
>>       dw_pcie_dbi_ro_wr_en(pci);
>>         val = readl(pci->dbi_base + offset + PCI_EXP_SLTCAP);
>> -    val &= ~PCI_EXP_SLTCAP_HPC;
>> +    val |= PCI_EXP_SLTCAP_NCCS;
>>       writel(val, pci->dbi_base + offset + PCI_EXP_SLTCAP);
>>         dw_pcie_dbi_ro_wr_dis(pci);
>>
>> ---
>> base-commit: 0257f64bdac7fdca30fa3cae0df8b9ecbec7733a
>> change-id: 20260313-hotplug-4c296595b5b8
>>
>> Best regards,
>


  parent reply	other threads:[~2026-10-16 11:08 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-03-14  1:56 Krishna Chaitanya Chundru
2026-03-15 10:09 ` Manivannan Sadhasivam
2026-03-16 12:22   ` Krishna Chaitanya Chundru
2026-03-19 10:59     ` Konrad Dybcio
2026-03-20  1:40       ` Krishna Chaitanya Chundru
2026-03-21 12:01         ` Manivannan Sadhasivam
2026-03-24 11:27           ` Konrad Dybcio
2026-03-26 18:06           ` Manivannan Sadhasivam
2026-03-26 18:04 ` Manivannan Sadhasivam
2026-10-16 10:24 ` Neil Armstrong
2026-10-16 10:47   ` Konrad Dybcio
2026-10-16 11:08   ` Krishna Chaitanya Chundru [this message]
2026-10-16 12:34     ` Neil Armstrong

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1ae8d4f0-1c32-4dbd-a18e-7a2ce2627efc@oss.qualcomm.com \
    --to=krishna.chundru@oss.qualcomm.com \
    --cc=bhelgaas@google.com \
    --cc=kwilczynski@kernel.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=lpieralisi@kernel.org \
    --cc=mani@kernel.org \
    --cc=neil.armstrong@linaro.org \
    --cc=robh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®