* Re: [PATCH v2 1/2] nvmem: sunxi-sid: add support for H3 and A64's SID controller
[not found] <20170129015641.54281-1-icenowy@aosc.xyz>
@ 2017-01-30 7:44 ` maxime.ripard
0 siblings, 0 replies; only message in thread
From: maxime.ripard @ 2017-01-30 7:44 UTC (permalink / raw)
To: Icenowy Zheng
Cc: Srinivas Kandagatla, Chen-Yu Tsai, Rob Herring, devicetree,
linux-arm-kernel, linux-kernel, linux-sunxi
[-- Attachment #1: Type: text/plain, Size: 716 bytes --]
On Sun, Jan 29, 2017 at 09:56:40AM +0800, Icenowy Zheng wrote:
> H3 and A64 SoCs have a bigger SID controller, which has its direct read
> address at 0x200 position in the SID block, not 0x0.
>
> Also, H3 SID controller has some silicon bug that makes the direct read
> value wrong at first, add code to workaround the bug. (This bug has
> already been fixed on A64 and later SoCs)
>
> Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
Please split that into several patches. One to allow to set the size
through the structure, one to support the A64, and one to support the
H3.
Thanks,
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 801 bytes --]
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2017-01-30 7:44 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
[not found] <20170129015641.54281-1-icenowy@aosc.xyz>
2017-01-30 7:44 ` [PATCH v2 1/2] nvmem: sunxi-sid: add support for H3 and A64's SID controller maxime.ripard
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®