* [PATCH] MIPS: SiByte: Add missing sb1_cache_error() prototype
@ 2026-11-10 22:36 Florian Fainelli
0 siblings, 0 replies; only message in thread
From: Florian Fainelli @ 2026-11-10 22:36 UTC (permalink / raw)
To: linux-mips; +Cc: macro, Florian Fainelli, Thomas Bogendoerfer, open list
Fixes the following warning:
arch/mips/mm/cerr-sb1.c:165:17: warning: no previous prototype for ‘sb1_cache_error’ [-Wmissing-prototypes]
165 | asmlinkage void sb1_cache_error(void)
| ^~~~~~~~~~~~~~~
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
---
arch/mips/include/asm/sibyte/sb1250.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/mips/include/asm/sibyte/sb1250.h b/arch/mips/include/asm/sibyte/sb1250.h
index de4b352256c8..e42b3c9f4b53 100644
--- a/arch/mips/include/asm/sibyte/sb1250.h
+++ b/arch/mips/include/asm/sibyte/sb1250.h
@@ -32,6 +32,8 @@ extern unsigned int soc_type;
extern unsigned int periph_rev;
extern unsigned int zbbus_mhz;
+void sb1_cache_error(void);
+
extern void sb1250_mask_irq(int cpu, int irq);
extern void sb1250_unmask_irq(int cpu, int irq);
--
2.53.0
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2026-11-10 22:36 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2026-11-10 22:36 [PATCH] MIPS: SiByte: Add missing sb1_cache_error() prototype Florian Fainelli
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®