From: Reinette Chatre <reinette.chatre@intel.com>
To: Richard Cheng <icheng@nvidia.com>, <tony.luck@intel.com>,
<shuah@kernel.org>
Cc: Dave.Martin@arm.com, james.morse@arm.com, babu.moger@amd.com,
linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org,
yu.c.chen@intel.com, fenghuay@nvidia.com, newtonl@nvidia.com,
kristinc@nvidia.com, kaihengf@nvidia.com, kobak@nvidia.com,
"Ilpo Järvinen" <ilpo.jarvinen@linux.intel.com>
Subject: Re: [PATCH v3 1/3] selftests/resctrl: Skip L3_CAT when no exclusive cache portion exists
Date: Thu, 25 Jun 2026 20:25:22 -0700 [thread overview]
Message-ID: <5d76e776-82d3-4f02-8384-a890349ae96c@intel.com> (raw)
In-Reply-To: <20260529022352.8308-2-icheng@nvidia.com>
Hi Richard,
On 5/28/26 7:23 PM, Richard Cheng wrote:
> L3_CAT measures cache isolation, which requires at least one cache bit
> that is not shared with non-CPU agents, i.e. cbm_mask & ~shareable_bits
> must be non-zero. On MPAM, shareable_bits == cbm_mask is a legitimate
> state, so there are situations in which no bit can be reported as
> exclusive.
To make problem clear, please append "... causing the L3_CAT test to fail."
>
> Previously get_mask_no_shareable() was invoked inside cat_run_test()
Written in past tense is confusing since it describes current behavior.
> and silently returned -1, which surfaced as a test failure on arm64
> MPAM systems.
>
> Implement cat_feature_check() to perform the same check at feature-check
> time. It prints a diagnostic and returns false so the test case is
> skipped instead of failing.
The second and third paragraph describes a lot of detail that is clear from
the patch. I think these two paragraphs can just be replaced with something
brief like:
Skip, don't fail, the L3_CAT test when the platform does not have any
cache portions that the test can use.
>
> Tested-by: Chen Yu <yu.c.chen@intel.com>
> Signed-off-by: Richard Cheng <icheng@nvidia.com>
> Reviewed-by: Ilpo Järvinen <ilpo.jarvinen@linux.intel.com>
> ---
> tools/testing/selftests/resctrl/cat_test.c | 23 +++++++++++++++++++++-
> 1 file changed, 22 insertions(+), 1 deletion(-)
>
> diff --git a/tools/testing/selftests/resctrl/cat_test.c b/tools/testing/selftests/resctrl/cat_test.c
> index f00b622c1460..dc414e55ae94 100644
> --- a/tools/testing/selftests/resctrl/cat_test.c
> +++ b/tools/testing/selftests/resctrl/cat_test.c
> @@ -378,11 +378,32 @@ static bool noncont_cat_feature_check(const struct resctrl_test *test)
> return resource_info_file_exists(test->resource, "sparse_masks");
> }
>
> +static bool cat_feature_check(const struct resctrl_test *test)
> +{
> + unsigned long mask;
> +
> + if (!test_resource_feature_check(test))
> + return false;
> +
> + /*
> + * The CAT isolation measurement needs a cache portion that no
> + * other agent shares. On MPAM the kernel may legitimately report
This does not seem to be unique to MPAM (https://lore.kernel.org/lkml/c9bee1ad-10f8-4e69-8d90-609cdd72580e@intel.com/)
Perhaps "On MPAM the kernel may" -> "Some platforms may"?
> + * all bits as shareable; skip the test if that is the case.
> + */
> + if (get_mask_no_shareable(test->resource, &mask)) {
> + ksft_print_msg("All %s bits are shareable; cannot measure CAT isolation\n",
> + test->resource);
> + return false;
> + }
> +
> + return true;
> +}
> +
> struct resctrl_test l3_cat_test = {
> .name = "L3_CAT",
> .group = "CAT",
> .resource = "L3",
> - .feature_check = test_resource_feature_check,
> + .feature_check = cat_feature_check,
> .run_test = cat_run_test,
> .cleanup = cat_test_cleanup,
> };
Patch looks good to me, thank you.
Reinette
next prev parent reply other threads:[~2026-06-26 3:25 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-29 2:23 [PATCH v3 0/3] selftests/resctrl: Fix resctrl selftests issues on aarch64 Richard Cheng
2026-05-29 2:23 ` [PATCH v3 1/3] selftests/resctrl: Skip L3_CAT when no exclusive cache portion exists Richard Cheng
2026-06-26 3:25 ` Reinette Chatre [this message]
2026-05-29 2:23 ` [PATCH v3 2/3] selftests/resctrl: Implement cl_flush() and sb() for aarch64 Richard Cheng
2026-06-26 3:26 ` Reinette Chatre
2026-06-26 13:58 ` Ben Horgan
2026-07-02 14:15 ` Ben Horgan
2026-05-29 2:23 ` [PATCH v3 3/3] selftests/resctrl: Recognise aarch64 as a vendor for L3_NONCONT_CAT Richard Cheng
2026-05-31 19:01 ` Ilpo Järvinen
2026-06-26 3:26 ` Reinette Chatre
2026-05-29 2:28 ` [PATCH v3 0/3] selftests/resctrl: Fix resctrl selftests issues on aarch64 Richard Cheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5d76e776-82d3-4f02-8384-a890349ae96c@intel.com \
--to=reinette.chatre@intel.com \
--cc=Dave.Martin@arm.com \
--cc=babu.moger@amd.com \
--cc=fenghuay@nvidia.com \
--cc=icheng@nvidia.com \
--cc=ilpo.jarvinen@linux.intel.com \
--cc=james.morse@arm.com \
--cc=kaihengf@nvidia.com \
--cc=kobak@nvidia.com \
--cc=kristinc@nvidia.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-kselftest@vger.kernel.org \
--cc=newtonl@nvidia.com \
--cc=shuah@kernel.org \
--cc=tony.luck@intel.com \
--cc=yu.c.chen@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox