Re: [PATCH 2/4] MIPS: sgi-ip32: Leave MACE PCI control alone in config accesses

[Thomas Bogendoerfer <tsbogend@alpha.franken.de>]

On Wed, Oct 21, 2026 at 09:24:16PM +0200, Imre Kaloz wrote:
> mace_pci_read_config() clears the master abort interrupt enable in the
> MACE PCI control register around each config read. A register read
> followed by two register writes can hang CRIME 1.1 under DMA load.
> 
> Ack master aborts in the error register instead, and follow every
> write with a read so back-to-back accesses cannot form that sequence.
> 
> Fixes: c990081bf87b ("[MIPS] Fix IP32 breakage")
> Cc: stable@vger.kernel.org
> Signed-off-by: Imre Kaloz <kaloz@kernel.org>
> ---
>  arch/mips/pci/ops-mace.c | 26 +++++++++++++++++++-------
>  arch/mips/pci/pci-ip32.c |  2 ++
>  2 files changed, 21 insertions(+), 7 deletions(-)

applied to mips-fixes

Thomas.

-- 
Crap can work. Given enough thrust pigs will fly, but it's not necessarily a
good idea.                                                [ RFC1925, 2.3 ]