mirror of https://lore.kernel.org/linux-amlogic/
 help / color / mirror / Atom feed
From: martin.blumenstingl@googlemail.com (Martin Blumenstingl)
To: linus-amlogic@lists.infradead.org
Subject: [PATCH v2 02/10] ARM: dts: meson: use GIC_SPI and IRQ_TYPE_EDGE_RISING macros
Date: Thu, 15 Jun 2017 23:33:44 +0200	[thread overview]
Message-ID: <20170615213352.25134-3-martin.blumenstingl@googlemail.com> (raw)
In-Reply-To: <20170615213352.25134-1-martin.blumenstingl@googlemail.com>

This makes meson.dtsi easier to read as we are not using magic numbers
for the GIC interrupt type (GIC_SPI) and the interrupt polarity
(IRQ_TYPE_EDGE_RISING).

Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
---
 arch/arm/boot/dts/meson.dtsi | 24 +++++++++++++-----------
 1 file changed, 13 insertions(+), 11 deletions(-)

diff --git a/arch/arm/boot/dts/meson.dtsi b/arch/arm/boot/dts/meson.dtsi
index 8d9c36970dfd..d287f606e06f 100644
--- a/arch/arm/boot/dts/meson.dtsi
+++ b/arch/arm/boot/dts/meson.dtsi
@@ -45,6 +45,8 @@
  *     OTHER DEALINGS IN THE SOFTWARE.
  */
 
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
 /include/ "skeleton.dtsi"
 
 / {
@@ -81,21 +83,21 @@
 			uart_A: serial at 84c0 {
 				compatible = "amlogic,meson-uart";
 				reg = <0x84c0 0x18>;
-				interrupts = <0 26 1>;
+				interrupts = <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>;
 				status = "disabled";
 			};
 
 			uart_B: serial at 84dc {
 				compatible = "amlogic,meson-uart";
 				reg = <0x84dc 0x18>;
-				interrupts = <0 75 1>;
+				interrupts = <GIC_SPI 75 IRQ_TYPE_EDGE_RISING>;
 				status = "disabled";
 			};
 
 			i2c_A: i2c at 8500 {
 				compatible = "amlogic,meson6-i2c";
 				reg = <0x8500 0x20>;
-				interrupts = <0 21 1>;
+				interrupts = <GIC_SPI 21 IRQ_TYPE_EDGE_RISING>;
 				#address-cells = <1>;
 				#size-cells = <0>;
 				status = "disabled";
@@ -104,14 +106,14 @@
 			uart_C: serial at 8700 {
 				compatible = "amlogic,meson-uart";
 				reg = <0x8700 0x18>;
-				interrupts = <0 93 1>;
+				interrupts = <GIC_SPI 93 IRQ_TYPE_EDGE_RISING>;
 				status = "disabled";
 			};
 
 			i2c_B: i2c at 87c0 {
 				compatible = "amlogic,meson6-i2c";
 				reg = <0x87c0 0x20>;
-				interrupts = <0 128 1>;
+				interrupts = <GIC_SPI 128 IRQ_TYPE_EDGE_RISING>;
 				#address-cells = <1>;
 				#size-cells = <0>;
 				status = "disabled";
@@ -128,13 +130,13 @@
 			wdt: watchdog at 9900 {
 				compatible = "amlogic,meson6-wdt";
 				reg = <0x9900 0x8>;
-				interrupts = <0 0 1>;
+				interrupts = <GIC_SPI 0 IRQ_TYPE_EDGE_RISING>;
 			};
 
 			timer at 9940 {
 				compatible = "amlogic,meson6-timer";
 				reg = <0x9940 0x18>;
-				interrupts = <0 10 1>;
+				interrupts = <GIC_SPI 10 IRQ_TYPE_EDGE_RISING>;
 			};
 		};
 
@@ -148,21 +150,21 @@
 			ir_receiver: ir-receiver at 480 {
 				compatible= "amlogic,meson6-ir";
 				reg = <0x480 0x20>;
-				interrupts = <0 15 1>;
+				interrupts = <GIC_SPI 15 IRQ_TYPE_EDGE_RISING>;
 				status = "disabled";
 			};
 
 			uart_AO: serial at 4c0 {
 				compatible = "amlogic,meson-uart";
 				reg = <0x4c0 0x18>;
-				interrupts = <0 90 1>;
+				interrupts = <GIC_SPI 90 IRQ_TYPE_EDGE_RISING>;
 				status = "disabled";
 			};
 
 			i2c_AO: i2c at 500 {
 				compatible = "amlogic,meson6-i2c";
 				reg = <0x500 0x20>;
-				interrupts = <0 92 1>;
+				interrupts = <GIC_SPI 92 IRQ_TYPE_EDGE_RISING>;
 				#address-cells = <1>;
 				#size-cells = <0>;
 				status = "disabled";
@@ -173,7 +175,7 @@
 			compatible = "amlogic,meson6-dwmac", "snps,dwmac";
 			reg = <0xc9410000 0x10000
 			       0xc1108108 0x4>;
-			interrupts = <0 8 1>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_EDGE_RISING>;
 			interrupt-names = "macirq";
 			status = "disabled";
 		};
-- 
2.13.1

  parent reply	other threads:[~2017-06-15 21:33 UTC|newest]

Thread overview: 44+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-06-11 10:16 [PATCH 00/13] add support for more devices on Meson8 and Meson8b Martin Blumenstingl
2017-06-11 10:16 ` [PATCH 01/13] clk: meson8b: export the SAR ADC clocks Martin Blumenstingl
2017-06-12  7:28   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 02/13] clk: meson8b: export the SDIO clock Martin Blumenstingl
2017-06-12  7:28   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 03/13] clk: meson8b: export the gate clock for the HW random number generator Martin Blumenstingl
2017-06-12  7:28   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 04/13] clk: meson8b: export the USB clocks Martin Blumenstingl
2017-06-12  7:28   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 05/13] clk: meson8b: export the ethernet gate clock Martin Blumenstingl
2017-06-12  7:28   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 06/13] ARM: dts: meson8: add the PWM_E and PWM_F pins Martin Blumenstingl
2017-06-12  7:32   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 07/13] ARM: dts: meson8: add the pins for the SDIO controller Martin Blumenstingl
2017-06-12  7:32   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 08/13] ARM: dts: meson: add the SAR ADC Martin Blumenstingl
2017-06-12  7:33   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 09/13] ARM: dts: meson8: add reserved memory zones Martin Blumenstingl
2017-06-12  7:32   ` Neil Armstrong
2017-06-14 21:46     ` Martin Blumenstingl
2017-06-11 10:16 ` [PATCH 10/13] ARM: dts: meson: add the hardware random number generator Martin Blumenstingl
2017-06-12  7:35   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 11/13] ARM: dts: meson: add USB support on Meson8 and Meson8b Martin Blumenstingl
2017-06-12  7:36   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 12/13] ARM: dts: meson8b: add the SCU device node Martin Blumenstingl
2017-06-12  7:37   ` Neil Armstrong
2017-06-11 10:16 ` [PATCH 13/13] ARM: dts: meson: use the real ethernet clock on Meson8 and Meson8b Martin Blumenstingl
2017-06-12  7:37   ` Neil Armstrong
2017-06-12  7:32 ` [PATCH 00/13] add support for more devices " Jerome Brunet
2017-06-14 21:39   ` Martin Blumenstingl
2017-06-15 21:33 ` [PATCH v2 00/10] " Martin Blumenstingl
2017-06-15 21:33   ` [PATCH v2 01/10] ARM: dts: meson: use C preprocessor friendly include syntax Martin Blumenstingl
2017-06-15 21:33   ` Martin Blumenstingl [this message]
2017-06-15 21:33   ` [PATCH v2 03/10] ARM: dts: meson8: add the PWM_E and PWM_F pins Martin Blumenstingl
2017-06-15 21:33   ` [PATCH v2 04/10] ARM: dts: meson8: add the pins for the SDIO controller Martin Blumenstingl
2017-06-15 21:33   ` [PATCH v2 05/10] ARM: dts: meson: add the SAR ADC Martin Blumenstingl
2017-06-15 21:33   ` [PATCH v2 06/10] ARM: dts: meson8: add reserved memory zones Martin Blumenstingl
2017-06-15 21:33   ` [PATCH v2 07/10] ARM: dts: meson: add the hardware random number generator Martin Blumenstingl
2017-06-15 21:33   ` [PATCH v2 08/10] ARM: dts: meson: add USB support on Meson8 and Meson8b Martin Blumenstingl
2017-06-15 21:33   ` [PATCH v2 09/10] ARM: dts: meson8b: add the SCU device node Martin Blumenstingl
2017-06-15 21:33   ` [PATCH v2 10/10] ARM: dts: meson: use the real ethernet clock on Meson8 and Meson8b Martin Blumenstingl
2017-06-16 19:10   ` [PATCH v2 00/10] add support for more devices " Kevin Hilman
2017-06-16 19:12   ` Kevin Hilman
2017-06-16 23:00     ` Martin Blumenstingl

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20170615213352.25134-3-martin.blumenstingl@googlemail.com \
    --to=martin.blumenstingl@googlemail.com \
    --cc=linus-amlogic@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®