From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
To: Shawn Guo <shengchao.guo@oss.qualcomm.com>,
Bjorn Andersson <andersson@kernel.org>
Cc: Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bartosz Golaszewski <brgl@kernel.org>,
Krishna Kurapati <krishna.kurapati@oss.qualcomm.com>,
devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org,
linux-kernel@vger.kernel.org,
Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>
Subject: Re: [PATCH 2/5] arm64: dts: qcom: nord: Add the USB controller nodes
Date: Mon, 14 Sep 2026 10:33:06 +0200 [thread overview]
Message-ID: <f04ee103-ada5-41bc-88e7-7380b2b38e98@oss.qualcomm.com> (raw)
In-Reply-To: <20260911142040.100263-3-shengchao.guo@oss.qualcomm.com>
On 9/11/26 4:20 PM, Shawn Guo wrote:
> From: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>
>
> Add the base nodes for the three DWC3 USB controllers. These carry only
> the SoC-invariant properties and are disabled by default. The extension
> for the embedded Nord variant and relevant board files will add the
> platform resources and enable them.
[...]
> + usb_2: usb@a200000 {
> + compatible = "qcom,nord-dwc3",
> + "qcom,snps-dwc3";
> + reg = <0x0 0x0a200000 0x0 0xfc100>;
> +
> + interrupts-extended = <&intc GIC_SPI 910 IRQ_TYPE_LEVEL_HIGH>,
> + <&intc GIC_SPI 907 IRQ_TYPE_LEVEL_HIGH>,
> + <&pdc 8 IRQ_TYPE_EDGE_BOTH>,
> + <&pdc 7 IRQ_TYPE_EDGE_BOTH>;
> + interrupt-names = "dwc_usb3",
> + "pwr_event",
> + "dp_hs_phy_irq",
> + "dm_hs_phy_irq";
There's also a hs_phy_irq @ SPI 908
> +
> + iommus = <&apps_smmu_0 0x14e0 0x0>;
> +
> + dma-coherent;
> + wakeup-source;
> +
> + snps,dis-u1-entry-quirk;
> + snps,dis-u2-entry-quirk;
This is a suspiciously short list of quirks..
> +
> + maximum-speed = "high-speed";
> +
> + qcom,select-utmi-as-pipe-clk;
> +
> + status = "disabled";
> + };
> +
> + usb_1: usb@a400000 {
> + compatible = "qcom,nord-dwc3",
> + "qcom,snps-dwc3";
> + reg = <0x0 0x0a400000 0x0 0xfc100>;
> +
> + interrupts-extended = <&intc GIC_SPI 917 IRQ_TYPE_LEVEL_HIGH>,
> + <&intc GIC_SPI 918 IRQ_TYPE_LEVEL_HIGH>,
> + <&pdc 13 IRQ_TYPE_EDGE_BOTH>,
> + <&pdc 12 IRQ_TYPE_EDGE_BOTH>,
> + <&pdc 41 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "dwc_usb3",
> + "pwr_event",
> + "dp_hs_phy_irq",
> + "dm_hs_phy_irq",
> + "ss_phy_irq";
hs_phy_irq @ SPI 919
> +
> + iommus = <&apps_smmu_0 0x15c0 0x0>;
> +
> + dma-coherent;
> + wakeup-source;
> +
> + snps,dis-u1-entry-quirk;
> + snps,dis-u2-entry-quirk;
> +
> + status = "disabled";
> + };
> +
> + usb_0: usb@a600000 {
> + compatible = "qcom,nord-dwc3",
> + "qcom,snps-dwc3";
> + reg = <0x0 0x0a600000 0x0 0xfc100>;
> +
> + interrupts-extended = <&intc GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
> + <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
> + <&pdc 14 IRQ_TYPE_EDGE_BOTH>,
> + <&pdc 15 IRQ_TYPE_EDGE_BOTH>,
> + <&pdc 17 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "dwc_usb3",
> + "pwr_event",
> + "dp_hs_phy_irq",
> + "dm_hs_phy_irq",
> + "ss_phy_irq";
hs_phy_irq @ SPI 131
Konrad
next prev parent reply other threads:[~2026-09-14 8:33 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-11 14:20 [PATCH 0/5] arm64: dts: qcom: nord: Add USB support Shawn Guo
2026-09-11 14:20 ` [PATCH 1/5] arm64: dts: qcom: nord-embedded: Fix i2c9/i2c10 pin functions Shawn Guo
2026-09-12 15:34 ` Abel Vesa
2026-09-14 2:16 ` Shawn Guo
2026-09-14 3:15 ` Shawn Guo
2026-09-11 14:20 ` [PATCH 2/5] arm64: dts: qcom: nord: Add the USB controller nodes Shawn Guo
2026-09-12 15:32 ` Abel Vesa
2026-09-14 8:33 ` Konrad Dybcio [this message]
2026-09-16 14:39 ` Shawn Guo
2026-09-11 14:20 ` [PATCH 3/5] arm64: dts: qcom: nord-embedded: Add USB resources and PHYs Shawn Guo
2026-09-12 15:32 ` Abel Vesa
2026-09-14 8:58 ` Konrad Dybcio
2026-09-16 14:56 ` Shawn Guo
2026-09-11 14:20 ` [PATCH 4/5] arm64: dts: qcom: nord-rrd: Enable USB ports Shawn Guo
2026-09-12 15:26 ` Abel Vesa
2026-09-14 8:53 ` Konrad Dybcio
2026-09-11 14:20 ` [PATCH 5/5] arm64: dts: qcom: nord-ride-embedded: " Shawn Guo
2026-09-12 15:25 ` Abel Vesa
2026-09-14 8:55 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f04ee103-ada5-41bc-88e7-7380b2b38e98@oss.qualcomm.com \
--to=konrad.dybcio@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=bartosz.golaszewski@oss.qualcomm.com \
--cc=brgl@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konradybcio@kernel.org \
--cc=krishna.kurapati@oss.qualcomm.com \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
--cc=shengchao.guo@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®