* [PATCH 1/3] regmap: irq: add support for chips who have separate unmask registers
2015-09-14 9:40 [PATCH 0/3] add CSR SiRFSoC power control module MFD driver Barry Song
@ 2015-09-14 9:40 ` Barry Song
2015-09-16 19:37 ` Mark Brown
2015-09-14 9:40 ` [PATCH 2/3] regmap: irq: add ack_invert flag for chips using cleared bits as ack Barry Song
2015-09-14 9:40 ` [PATCH 3/3] mfd: add CSR SiRFSoC on-chip power management module driver Barry Song
2 siblings, 1 reply; 6+ messages in thread
From: Barry Song @ 2015-09-14 9:40 UTC (permalink / raw)
To: broonie, gregkh, sameo, lee.jones
Cc: linux-kernel, workgroup.linux, Guo Zeng, Barry Song
From: Guo Zeng <Guo.Zeng@csr.com>
Some chips have separate unmask registers from mask registers for
some consideration of concurrency SMP write performance. And this
patch adds a flag for it.
An user will be CSR SiRFSoC ARM chips.
Signed-off-by: Guo Zeng <Guo.Zeng@csr.com>
Signed-off-by: Barry Song <Baohua.Song@csr.com>
---
drivers/base/regmap/regmap-irq.c | 28 ++++++++++++++++++++++++++--
include/linux/regmap.h | 5 +++++
2 files changed, 31 insertions(+), 2 deletions(-)
diff --git a/drivers/base/regmap/regmap-irq.c b/drivers/base/regmap/regmap-irq.c
index 38d1f72..2d21abc 100644
--- a/drivers/base/regmap/regmap-irq.c
+++ b/drivers/base/regmap/regmap-irq.c
@@ -63,6 +63,7 @@ static void regmap_irq_sync_unlock(struct irq_data *data)
struct regmap *map = d->map;
int i, ret;
u32 reg;
+ u32 unmask_offset;
if (d->chip->runtime_pm) {
ret = pm_runtime_get_sync(map->dev);
@@ -82,7 +83,22 @@ static void regmap_irq_sync_unlock(struct irq_data *data)
if (d->chip->mask_invert)
ret = regmap_update_bits(d->map, reg,
d->mask_buf_def[i], ~d->mask_buf[i]);
- else
+ else if (d->chip->unmask_separate) {
+ /* set mask with mask_base register */
+ ret = regmap_update_bits(d->map, reg,
+ d->mask_buf_def[i], ~d->mask_buf[i]);
+ if (ret < 0)
+ dev_err(d->map->dev,
+ "Failed to sync unmasks in %x\n",
+ reg);
+ unmask_offset = d->chip->unmask_base -
+ d->chip->mask_base;
+ /* clear mask with unmask_base register */
+ ret = regmap_update_bits(d->map,
+ reg + unmask_offset,
+ d->mask_buf_def[i],
+ d->mask_buf[i]);
+ } else
ret = regmap_update_bits(d->map, reg,
d->mask_buf_def[i], d->mask_buf[i]);
if (ret != 0)
@@ -339,6 +355,7 @@ int regmap_add_irq_chip(struct regmap *map, int irq, int irq_flags,
int i;
int ret = -ENOMEM;
u32 reg;
+ u32 unmask_offset;
if (chip->num_regs <= 0)
return -EINVAL;
@@ -420,7 +437,14 @@ int regmap_add_irq_chip(struct regmap *map, int irq, int irq_flags,
if (chip->mask_invert)
ret = regmap_update_bits(map, reg,
d->mask_buf[i], ~d->mask_buf[i]);
- else
+ else if (d->chip->unmask_separate) {
+ unmask_offset = d->chip->unmask_base -
+ d->chip->mask_base;
+ ret = regmap_update_bits(d->map,
+ reg + unmask_offset,
+ d->mask_buf[i],
+ d->mask_buf[i]);
+ } else
ret = regmap_update_bits(map, reg,
d->mask_buf[i], d->mask_buf[i]);
if (ret != 0) {
diff --git a/include/linux/regmap.h b/include/linux/regmap.h
index 8fc0bfd..bb5ba97 100644
--- a/include/linux/regmap.h
+++ b/include/linux/regmap.h
@@ -800,12 +800,15 @@ struct regmap_irq {
*
* @status_base: Base status register address.
* @mask_base: Base mask register address.
+ * @unmask_base: Base unmask register address. for chips who have
+ * separate mask and unmask registers
* @ack_base: Base ack address. If zero then the chip is clear on read.
* Using zero value is possible with @use_ack bit.
* @wake_base: Base address for wake enables. If zero unsupported.
* @irq_reg_stride: Stride to use for chips where registers are not contiguous.
* @init_ack_masked: Ack all masked interrupts once during initalization.
* @mask_invert: Inverted mask register: cleared bits are masked out.
+ * @unmask_separate: unmask is separate register from mask.
* @use_ack: Use @ack register even if it is zero.
* @wake_invert: Inverted wake register: cleared bits are wake enabled.
* @runtime_pm: Hold a runtime PM lock on the device when accessing it.
@@ -820,11 +823,13 @@ struct regmap_irq_chip {
unsigned int status_base;
unsigned int mask_base;
+ unsigned int unmask_base;
unsigned int ack_base;
unsigned int wake_base;
unsigned int irq_reg_stride;
bool init_ack_masked:1;
bool mask_invert:1;
+ bool unmask_separate:1;
bool use_ack:1;
bool wake_invert:1;
bool runtime_pm:1;
--
1.9.1
^ permalink raw reply [flat|nested] 6+ messages in thread* [PATCH 2/3] regmap: irq: add ack_invert flag for chips using cleared bits as ack
2015-09-14 9:40 [PATCH 0/3] add CSR SiRFSoC power control module MFD driver Barry Song
2015-09-14 9:40 ` [PATCH 1/3] regmap: irq: add support for chips who have separate unmask registers Barry Song
@ 2015-09-14 9:40 ` Barry Song
2015-09-16 19:39 ` Mark Brown
2015-09-14 9:40 ` [PATCH 3/3] mfd: add CSR SiRFSoC on-chip power management module driver Barry Song
2 siblings, 1 reply; 6+ messages in thread
From: Barry Song @ 2015-09-14 9:40 UTC (permalink / raw)
To: broonie, gregkh, sameo, lee.jones
Cc: linux-kernel, workgroup.linux, Guo Zeng, Barry Song
From: Guo Zeng <Guo.Zeng@csr.com>
An user will be CSR SiRFSoC ARM chips.
Signed-off-by: Guo Zeng <Guo.Zeng@csr.com>
Signed-off-by: Barry Song <Baohua.Song@csr.com>
---
drivers/base/regmap/regmap-irq.c | 12 ++++++++++--
include/linux/regmap.h | 2 ++
2 files changed, 12 insertions(+), 2 deletions(-)
diff --git a/drivers/base/regmap/regmap-irq.c b/drivers/base/regmap/regmap-irq.c
index 2d21abc..35cd13f 100644
--- a/drivers/base/regmap/regmap-irq.c
+++ b/drivers/base/regmap/regmap-irq.c
@@ -132,7 +132,11 @@ static void regmap_irq_sync_unlock(struct irq_data *data)
if (d->mask_buf[i] && (d->chip->ack_base || d->chip->use_ack)) {
reg = d->chip->ack_base +
(i * map->reg_stride * d->irq_reg_stride);
- ret = regmap_write(map, reg, d->mask_buf[i]);
+ /* some chips ack by write 0 */
+ if (d->chip->ack_invert)
+ ret = regmap_write(map, reg, ~d->mask_buf[i]);
+ else
+ ret = regmap_write(map, reg, d->mask_buf[i]);
if (ret != 0)
dev_err(d->map->dev, "Failed to ack 0x%x: %d\n",
reg, ret);
@@ -469,7 +473,11 @@ int regmap_add_irq_chip(struct regmap *map, int irq, int irq_flags,
if (d->status_buf[i] && (chip->ack_base || chip->use_ack)) {
reg = chip->ack_base +
(i * map->reg_stride * d->irq_reg_stride);
- ret = regmap_write(map, reg,
+ if (chip->ack_invert)
+ ret = regmap_write(map, reg,
+ ~(d->status_buf[i] & d->mask_buf[i]));
+ else
+ ret = regmap_write(map, reg,
d->status_buf[i] & d->mask_buf[i]);
if (ret != 0) {
dev_err(map->dev, "Failed to ack 0x%x: %d\n",
diff --git a/include/linux/regmap.h b/include/linux/regmap.h
index bb5ba97..313c420 100644
--- a/include/linux/regmap.h
+++ b/include/linux/regmap.h
@@ -810,6 +810,7 @@ struct regmap_irq {
* @mask_invert: Inverted mask register: cleared bits are masked out.
* @unmask_separate: unmask is separate register from mask.
* @use_ack: Use @ack register even if it is zero.
+ * @ack_invert: Inverted ack register: cleared bits for ack.
* @wake_invert: Inverted wake register: cleared bits are wake enabled.
* @runtime_pm: Hold a runtime PM lock on the device when accessing it.
*
@@ -831,6 +832,7 @@ struct regmap_irq_chip {
bool mask_invert:1;
bool unmask_separate:1;
bool use_ack:1;
+ bool ack_invert:1;
bool wake_invert:1;
bool runtime_pm:1;
--
1.9.1
^ permalink raw reply [flat|nested] 6+ messages in thread* [PATCH 3/3] mfd: add CSR SiRFSoC on-chip power management module driver
2015-09-14 9:40 [PATCH 0/3] add CSR SiRFSoC power control module MFD driver Barry Song
2015-09-14 9:40 ` [PATCH 1/3] regmap: irq: add support for chips who have separate unmask registers Barry Song
2015-09-14 9:40 ` [PATCH 2/3] regmap: irq: add ack_invert flag for chips using cleared bits as ack Barry Song
@ 2015-09-14 9:40 ` Barry Song
2 siblings, 0 replies; 6+ messages in thread
From: Barry Song @ 2015-09-14 9:40 UTC (permalink / raw)
To: broonie, gregkh, sameo, lee.jones
Cc: linux-kernel, workgroup.linux, Guo Zeng, Barry Song
From: Guo Zeng <Guo.Zeng@csr.com>
CSR SiRFSoC Power Control Module includes power on or power
off for sysctl power and gnss, it also includes onkey, RTC
domain clock controllers and interrupt controller for power
events.
Signed-off-by: Guo Zeng <Guo.Zeng@csr.com>
Signed-off-by: Barry Song <Baohua.Song@csr.com>
---
.../devicetree/bindings/mfd/sirf-pwrc.txt | 38 ++++
drivers/mfd/Kconfig | 11 +
drivers/mfd/Makefile | 2 +
drivers/mfd/sirfsoc_pwrc.c | 239 +++++++++++++++++++++
include/linux/mfd/sirfsoc_pwrc.h | 98 +++++++++
5 files changed, 388 insertions(+)
create mode 100644 Documentation/devicetree/bindings/mfd/sirf-pwrc.txt
create mode 100644 drivers/mfd/sirfsoc_pwrc.c
create mode 100644 include/linux/mfd/sirfsoc_pwrc.h
diff --git a/Documentation/devicetree/bindings/mfd/sirf-pwrc.txt b/Documentation/devicetree/bindings/mfd/sirf-pwrc.txt
new file mode 100644
index 0000000..9b8227e
--- /dev/null
+++ b/Documentation/devicetree/bindings/mfd/sirf-pwrc.txt
@@ -0,0 +1,38 @@
+SiRFSoC Power Controller (PWRC) module
+
+Power Controller is used to control the whole SoC power process.
+The power controller controls the process of Power-On sequence,
+Power-Off sequence, different power modes switching and power
+status configuration. the pwrc is access by io bridge, so the
+node's parent should be io bridge.
+
+Required properties:
+- compatible: "sirf,prima2-pwrc", or "sirf,atlas7-pwrc"
+- reg: Address range of pwrc register set
+- sysctl:mfd cell device of pwrc
+- rtcm-clk:mfd cell device of pwrc
+- onkey:mfd cell device of pwrc
+
+Example:
+
+pwrc@3000 {
+ compatible = "sirf,atlas7-pwrc";
+ reg = <0x3000 0x100>;
+ sysctl {
+ compatible = "sirf,sirf-sysctl";
+ };
+
+ rtcm-clk {
+ compatible = "sirf,atlas7-rtcmclk";
+ };
+
+ onkey {
+ compatible = "sirf,prima2-onkey";
+ };
+};
+
+pwrc@3000 {
+ compatible = "sirf,prima2-pwrc";
+ reg = <0x3000 0x100>;
+};
+
diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig
index 99d6367..1b4c02f 100644
--- a/drivers/mfd/Kconfig
+++ b/drivers/mfd/Kconfig
@@ -1515,5 +1515,16 @@ config MFD_VEXPRESS_SYSREG
System Registers are the platform configuration block
on the ARM Ltd. Versatile Express board.
+config MFD_SIRFSOC_PWRC
+ bool "CSR SiRFSoC on-chip Power Control Module"
+ depends on ARCH_SIRF
+ select MFD_CORE
+ select REGMAP_IRQ
+ help
+ CSR SiRFSoC Power Control Module includes power on or power
+ off for sysctl power and gnss, it also includes onkey, RTC
+ domain clock controllers and interrupt controller for power
+ events.
+
endmenu
endif
diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile
index a59e3fc..255fb80 100644
--- a/drivers/mfd/Makefile
+++ b/drivers/mfd/Makefile
@@ -192,3 +192,5 @@ obj-$(CONFIG_MFD_SKY81452) += sky81452.o
intel-soc-pmic-objs := intel_soc_pmic_core.o intel_soc_pmic_crc.o
obj-$(CONFIG_INTEL_SOC_PMIC) += intel-soc-pmic.o
obj-$(CONFIG_MFD_MT6397) += mt6397-core.o
+
+obj-$(CONFIG_MFD_SIRFSOC_PWRC) += sirfsoc_pwrc.o
diff --git a/drivers/mfd/sirfsoc_pwrc.c b/drivers/mfd/sirfsoc_pwrc.c
new file mode 100644
index 0000000..10ae8c6
--- /dev/null
+++ b/drivers/mfd/sirfsoc_pwrc.c
@@ -0,0 +1,239 @@
+/*
+ * power management mfd for CSR SiRFSoC chips
+ *
+ * Copyright (c) 2014 Cambridge Silicon Radio Limited, a CSR plc group company.
+ *
+ * Licensed under GPLv2 or later.
+ */
+
+#include <linux/kernel.h>
+#include <linux/of.h>
+#include <linux/of_irq.h>
+#include <linux/io.h>
+#include <linux/regmap.h>
+#include <linux/module.h>
+#include <linux/rtc/sirfsoc_rtciobrg.h>
+#include <linux/mfd/core.h>
+#include <linux/mfd/sirfsoc_pwrc.h>
+
+struct sirfsoc_pwrc_register sirfsoc_a7da_pwrc = {
+ .pwrc_pdn_ctrl_set = 0x0,
+ .pwrc_pdn_ctrl_clr = 0x4,
+ .pwrc_pon_status = 0x8,
+ .pwrc_trigger_en_set = 0xc,
+ .pwrc_trigger_en_clr = 0x10,
+ .pwrc_int_mask_set = 0x14,
+ .pwrc_int_mask_clr = 0x18,
+ .pwrc_int_status = 0x1c,
+ .pwrc_pin_status = 0x20,
+ .pwrc_rtc_pll_ctrl = 0x28,
+ .pwrc_gpio3_debug = 0x34,
+ .pwrc_rtc_noc_pwrctl_set = 0x38,
+ .pwrc_rtc_noc_pwrctl_clr = 0x3c,
+ .pwrc_rtc_can_ctrl = 0x48,
+ .pwrc_rtc_can_status = 0x4c,
+ .pwrc_fsm_m3_ctrl = 0x50,
+ .pwrc_fsm_state = 0x54,
+ .pwrc_rtcldo_reg = 0x58,
+ .pwrc_gnss_ctrl = 0x5c,
+ .pwrc_gnss_status = 0x60,
+ .pwrc_xtal_reg = 0x64,
+ .pwrc_xtal_ldo_mux_sel = 0x68,
+ .pwrc_rtc_sw_rstc_set = 0x6c,
+ .pwrc_rtc_sw_rstc_clr = 0x70,
+ .pwrc_power_sw_ctrl_set = 0x74,
+ .pwrc_power_sw_ctrl_clr = 0x78,
+ .pwrc_rtc_dcog = 0x7c,
+ .pwrc_m3_memories = 0x80,
+ .pwrc_can0_memory = 0x84,
+ .pwrc_rtc_gnss_memory = 0x88,
+ .pwrc_m3_clk_en = 0x8c,
+ .pwrc_can0_clk_en = 0x90,
+ .pwrc_spi0_clk_en = 0x94,
+ .pwrc_rtc_sec_clk_en = 0x98,
+ .pwrc_rtc_noc_clk_en = 0x9c,
+};
+
+struct sirfsoc_pwrc_register sirfsoc_prima2_pwrc = {
+ .pwrc_pdn_ctrl_set = 0x0,
+ .pwrc_pon_status = 0x4,
+ .pwrc_trigger_en_set = 0x8,
+ .pwrc_int_status = 0xc,
+ .pwrc_int_mask_set = 0x10,
+ .pwrc_pin_status = 0x14,
+ .pwrc_scratch_pad1 = 0x18,
+ .pwrc_scratch_pad2 = 0x1c,
+ .pwrc_scratch_pad3 = 0x20,
+ .pwrc_scratch_pad4 = 0x24,
+ .pwrc_scratch_pad5 = 0x28,
+ .pwrc_scratch_pad6 = 0x2c,
+ .pwrc_scratch_pad7 = 0x30,
+ .pwrc_scratch_pad8 = 0x34,
+ .pwrc_scratch_pad9 = 0x38,
+ .pwrc_scratch_pad10 = 0x3c,
+ .pwrc_scratch_pad11 = 0x40,
+ .pwrc_scratch_pad12 = 0x44,
+ .pwrc_gpio3_clk = 0x54,
+ .pwrc_gpio_ds = 0x78,
+};
+
+static const struct regmap_irq pwrc_irqs[] = {
+ /* INT0 */
+ [PWRC_IRQ_ONKEY] = {
+ .mask = BIT(PWRC_IRQ_ONKEY),
+ },
+ [PWRC_IRQ_EXT_ONKEY] = {
+ .mask = BIT(PWRC_IRQ_EXT_ONKEY),
+ },
+};
+
+static struct regmap_irq_chip pwrc_irq_chip = {
+ .name = "pwrc_irq",
+ .irqs = pwrc_irqs,
+ .num_irqs = ARRAY_SIZE(pwrc_irqs),
+ .num_regs = 1,
+ .unmask_separate = 1,
+ .ack_invert = 1,
+ .init_ack_masked = true,
+};
+
+static const struct of_device_id pwrc_ids[] = {
+ { .compatible = "sirf,prima2-pwrc", .data = &sirfsoc_prima2_pwrc},
+ { .compatible = "sirf,atlas7-pwrc", .data = &sirfsoc_a7da_pwrc},
+ {}
+};
+
+static const struct mfd_cell pwrc_devs[] = {
+ {
+ .name = "rtcmclk",
+ .of_compatible = "sirf,atlas7-rtcmclk",
+ }, {
+ .name = "sirf-sysctl",
+ .of_compatible = "sirf,sirf-sysctl",
+ }, {
+ .name = "gps-power",
+ .of_compatible = "sirf,gps-power",
+ }, {
+ .name = "onkey",
+ .of_compatible = "sirf,prima2-onkey",
+ },
+};
+
+static const struct regmap_config pwrc_regmap_config = {
+ .fast_io = true,
+ .reg_bits = 32,
+ .val_bits = 32,
+ .reg_stride = 4,
+};
+
+static int sirfsoc_pwrc_probe(struct platform_device *pdev)
+{
+ struct device_node *np = pdev->dev.of_node;
+ const struct of_device_id *match;
+ struct sirfsoc_pwrc_info *pwrcinfo;
+ struct regmap_irq_chip *regmap_irq_chip;
+ struct sirfsoc_pwrc_register *pwrc_reg;
+ struct regmap *map;
+ int ret;
+ u32 base;
+
+ if (of_property_read_u32(np, "reg", &base))
+ panic("unable to find base address of pwrc node in dtb\n");
+
+ pwrcinfo = devm_kzalloc(&pdev->dev,
+ sizeof(struct sirfsoc_pwrc_info), GFP_KERNEL);
+ if (!pwrcinfo)
+ return -ENOMEM;
+ pwrcinfo->base = base;
+
+ /*
+ * pwrc behind rtciobrg offset is diff between prima2 and atlas7
+ * here match to each ids data for it.
+ */
+ match = of_match_node(pwrc_ids, np);
+ pwrcinfo->pwrc_reg = (struct sirfsoc_pwrc_register *)match->data;
+
+ if (of_device_is_compatible(np, "sirf,atlas7-pwrc"))
+ pwrcinfo->ver = PWRC_ATLAS7_VER;
+ else if (of_device_is_compatible(np, "sirf,prima2-pwrc"))
+ pwrcinfo->ver = PWRC_PRIMA2_VER;
+ else
+ return -EINVAL;
+
+ of_node_put(np);
+
+ map = (struct regmap *)devm_regmap_init_iobg(&pdev->dev,
+ &pwrc_regmap_config);
+ if (IS_ERR(map)) {
+ ret = PTR_ERR(map);
+ dev_err(&pdev->dev, "Failed to allocate register map: %d\n",
+ ret);
+ goto err;
+ }
+
+ pwrcinfo->regmap = map;
+ pwrcinfo->dev = &pdev->dev;
+ platform_set_drvdata(pdev, pwrcinfo);
+
+ ret = mfd_add_devices(pwrcinfo->dev, 0, pwrc_devs,
+ ARRAY_SIZE(pwrc_devs), NULL, 0, NULL);
+ if (ret) {
+ dev_err(&pdev->dev, "Failed to add all pwrc subdev\n");
+ goto err;
+ }
+
+ ret = of_irq_get(pdev->dev.of_node, 0);
+ if (ret <= 0) {
+ dev_info(&pdev->dev,
+ "Unable to find IRQ for pwrc. ret=%d\n", ret);
+ goto err_irq;
+ }
+
+ pwrcinfo->irq = ret;
+ regmap_irq_chip = &pwrc_irq_chip;
+ pwrcinfo->regmap_irq_chip = regmap_irq_chip;
+
+ pwrc_reg = pwrcinfo->pwrc_reg;
+ regmap_irq_chip->mask_base = pwrcinfo->base +
+ pwrc_reg->pwrc_int_mask_set;
+ regmap_irq_chip->unmask_base = pwrcinfo->base +
+ pwrc_reg->pwrc_int_mask_clr;
+ regmap_irq_chip->status_base = pwrcinfo->base +
+ pwrc_reg->pwrc_int_status;
+ regmap_irq_chip->ack_base = pwrcinfo->base +
+ pwrc_reg->pwrc_int_status;
+
+ /* enable onkey trigger interrupt controller */
+ ret = regmap_update_bits(map,
+ pwrcinfo->base +
+ pwrc_reg->pwrc_trigger_en_set,
+ BIT(PWRC_IRQ_ONKEY) | BIT(PWRC_IRQ_EXT_ONKEY),
+ BIT(PWRC_IRQ_ONKEY) | BIT(PWRC_IRQ_EXT_ONKEY));
+ if (ret < 0)
+ goto err_irq;
+
+ /* add irq controller for pwrc */
+ ret = regmap_add_irq_chip(map, pwrcinfo->irq, IRQF_ONESHOT,
+ -1, pwrcinfo->regmap_irq_chip,
+ &pwrcinfo->irq_data);
+
+ if (ret) {
+ dev_err(&pdev->dev, "Failed to add regmap irq controller for pwrc\n");
+ goto err;
+ }
+
+ return 0;
+err_irq:
+ mfd_remove_devices(pwrcinfo->dev);
+err:
+ return ret;
+}
+
+static struct platform_driver sirfsoc_pwrc_driver = {
+ .probe = sirfsoc_pwrc_probe,
+ .driver = {
+ .name = "sirfsoc_pwrc",
+ .of_match_table = pwrc_ids,
+ },
+};
+module_platform_driver(sirfsoc_pwrc_driver);
diff --git a/include/linux/mfd/sirfsoc_pwrc.h b/include/linux/mfd/sirfsoc_pwrc.h
new file mode 100644
index 0000000..6a6b4cf1
--- /dev/null
+++ b/include/linux/mfd/sirfsoc_pwrc.h
@@ -0,0 +1,98 @@
+/*
+ * RTC I/O Bridge interfaces for CSR SiRFprimaII
+ * ARM access the registers of SYSRTC, GPSRTC and PWRC through this module
+ *
+ * Copyright (c) 2014 Cambridge Silicon Radio Limited, a CSR plc group company.
+ *
+ * Licensed under GPLv2 or later.
+ */
+#ifndef _SIRFSOC_PWRC_H_
+#define _SIRFSOC_PWRC_H_
+#include <linux/interrupt.h>
+#include <linux/regmap.h>
+
+#define PWRC_PDN_CTRL_OFFSET 0
+#define AUDIO_POWER_EN_BIT 14
+
+struct sirfsoc_pwrc_register {
+ /* hardware pwrc specific */
+ u32 pwrc_pdn_ctrl_set;
+ u32 pwrc_pdn_ctrl_clr;
+ u32 pwrc_pon_status;
+ u32 pwrc_trigger_en_set;
+ u32 pwrc_trigger_en_clr;
+ u32 pwrc_int_mask_set;
+ u32 pwrc_int_mask_clr;
+ u32 pwrc_int_status;
+ u32 pwrc_pin_status;
+ u32 pwrc_rtc_pll_ctrl;
+ u32 pwrc_gpio3_debug;
+ u32 pwrc_rtc_noc_pwrctl_set;
+ u32 pwrc_rtc_noc_pwrctl_clr;
+ u32 pwrc_rtc_can_ctrl;
+ u32 pwrc_rtc_can_status;
+ u32 pwrc_fsm_m3_ctrl;
+ u32 pwrc_fsm_state;
+ u32 pwrc_rtcldo_reg;
+ u32 pwrc_gnss_ctrl;
+ u32 pwrc_gnss_status;
+ u32 pwrc_xtal_reg;
+ u32 pwrc_xtal_ldo_mux_sel;
+ u32 pwrc_rtc_sw_rstc_set;
+ u32 pwrc_rtc_sw_rstc_clr;
+ u32 pwrc_power_sw_ctrl_set;
+ u32 pwrc_power_sw_ctrl_clr;
+ u32 pwrc_rtc_dcog;
+ u32 pwrc_m3_memories;
+ u32 pwrc_can0_memory;
+ u32 pwrc_rtc_gnss_memory;
+ u32 pwrc_m3_clk_en;
+ u32 pwrc_can0_clk_en;
+ u32 pwrc_spi0_clk_en;
+ u32 pwrc_rtc_sec_clk_en;
+ u32 pwrc_rtc_noc_clk_en;
+
+ /*only for prima2*/
+ u32 pwrc_scratch_pad1;
+ u32 pwrc_scratch_pad2;
+ u32 pwrc_scratch_pad3;
+ u32 pwrc_scratch_pad4;
+ u32 pwrc_scratch_pad5;
+ u32 pwrc_scratch_pad6;
+ u32 pwrc_scratch_pad7;
+ u32 pwrc_scratch_pad8;
+ u32 pwrc_scratch_pad9;
+ u32 pwrc_scratch_pad10;
+ u32 pwrc_scratch_pad11;
+ u32 pwrc_scratch_pad12;
+ u32 pwrc_gpio3_clk;
+ u32 pwrc_gpio_ds;
+
+};
+
+enum pwrc_version {
+ PWRC_MARCO_VER,
+ PWRC_PRIMA2_VER,
+ PWRC_ATLAS7_VER,
+};
+
+struct sirfsoc_pwrc_info {
+ struct device *dev;
+ struct regmap *regmap;
+ struct sirfsoc_pwrc_register *pwrc_reg;
+ struct regmap_irq_chip *regmap_irq_chip;
+ struct regmap_irq_chip_data *irq_data;
+ u32 ver;
+ u32 base;
+ int irq;
+};
+
+enum {
+ PWRC_IRQ_ONKEY = 0,
+ PWRC_IRQ_EXT_ONKEY,
+ PWRC_MAX_IRQ,
+};
+
+extern struct sirfsoc_pwrc_register sirfsoc_a7da_pwrc;
+extern struct sirfsoc_pwrc_register sirfsoc_prima2_pwrc;
+#endif
--
1.9.1
^ permalink raw reply [flat|nested] 6+ messages in thread