mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Sascha Bischoff <sascha.bischoff@arm.com>
To: Lorenzo Pieralisi <lpieralisi@kernel.org>
Cc: Marc Zyngier <maz@kernel.org>, Thomas Gleixner <tglx@kernel.org>,
	Radu Rendec <radu@rendec.net>,
	Timothy Hayes <timothy.hayes@arm.com>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Jonathan Cameron <jic23@kernel.org>,
	"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH 10/10] irqchip/gic-v5: Release ITS MMIO region on DT probe failure
Date: Wed, 4 Nov 2026 17:37:29 +0000	[thread overview]
Message-ID: <e5ce1693-6f03-4a66-84da-7f64f48ef691@arm.com> (raw)
In-Reply-To: <auikDS0RE5E13z8I@red-moon>



On 02/11/2026 14:54, Lorenzo Pieralisi wrote:
> On Mon, Nov 02, 2026 at 01:33:03PM +0000, Sascha Bischoff wrote:
>> of_io_request_and_map() reserves the ITS configuration frame region.
>> If ITS initialisation fails after mapping it, the error path only
>> unmaps the registers and leaves the region reserved.
>>
>> Keep the resource description and release the region on that path.
>>
>> Fixes: 57d72196dfc85 ("irqchip/gic-v5: Add GICv5 ITS support")
>> Signed-off-by: Sascha Bischoff <sascha.bischoff@arm.com>
>> ---
>>   drivers/irqchip/irq-gic-v5-its.c | 7 +++++++
>>   1 file changed, 7 insertions(+)
> 
> A minor note on coding style below, other than that:
> 
> Acked-by: Lorenzo Pieralisi <lpieralisi@kernel.org>
>>
>> diff --git a/drivers/irqchip/irq-gic-v5-its.c b/drivers/irqchip/irq-gic-v5-its.c
>> index c0f3982229194..91abe63cb5cf9 100644
>> --- a/drivers/irqchip/irq-gic-v5-its.c
>> +++ b/drivers/irqchip/irq-gic-v5-its.c
>> @@ -1188,6 +1188,7 @@ static int __init gicv5_its_init_bases(void __iomem *its_base, struct fwnode_han
>>   
>>   static int __init gicv5_its_init(struct device_node *node)
>>   {
>> +	struct resource res;
> 
> FIR tree ordering.

Argh, yup. Missed that one when making this change. Fixed!

Thanks,
Sascha

> 
> https://docs.kernel.org/process/maintainer-tip.html
> 
>>   	void __iomem *its_base;
>>   	int ret, idx;
>>   
>> @@ -1197,6 +1198,11 @@ static int __init gicv5_its_init(struct device_node *node)
>>   		return -ENODEV;
>>   	}
>>   
>> +	/* Save the region to release if ITS setup fails after mapping it. */
>> +	ret = of_address_to_resource(node, idx, &res);
>> +	if (ret)
>> +		return ret;
>> +
>>   	its_base = of_io_request_and_map(node, idx, of_node_full_name(node));
>>   	if (IS_ERR(its_base)) {
>>   		pr_err("%pOF: unable to map GICv5 ITS_CONFIG_FRAME\n", node);
>> @@ -1213,6 +1219,7 @@ static int __init gicv5_its_init(struct device_node *node)
>>   
>>   out_unmap:
>>   	iounmap(its_base);
>> +	release_mem_region(res.start, resource_size(&res));
>>   	return ret;
>>   }
>>   
>>
>> -- 
>> 2.34.1
>>


  reply	other threads:[~2026-11-04 17:37 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-11-02 13:32 [PATCH 00/10] irqchip/gic-v5: Fix misc IRS and ITS host driver issues Sascha Bischoff
2026-11-02 13:32 ` [PATCH 01/10] irqchip/gic-v5: Reject SPIs not backed by an IRS Sascha Bischoff
2026-11-02 13:50   ` Lorenzo Pieralisi
2026-11-02 13:32 ` [PATCH 02/10] irqchip/gic-v5: Only set IRS DPS when 1ofN routing is supported Sascha Bischoff
2026-11-02 14:00   ` Lorenzo Pieralisi
2026-11-02 13:32 ` [PATCH 03/10] irqchip/gic-v5: Serialise IRS synchronisation requests Sascha Bischoff
2026-11-03  9:12   ` Lorenzo Pieralisi
2026-11-04 17:05     ` Sascha Bischoff
2026-11-02 13:32 ` [PATCH 04/10] irqchip/gic-v5: Serialise ITS invalidation commands Sascha Bischoff
2026-11-02 15:56   ` Lorenzo Pieralisi
2026-11-04 17:35     ` Sascha Bischoff
2026-11-02 13:32 ` [PATCH 05/10] irqchip/gic-v5: Use linear DT and ITT when L2 covers all IDs Sascha Bischoff
2026-11-03 14:58   ` Lorenzo Pieralisi
2026-11-02 13:32 ` [PATCH 06/10] irqchip/gic-v5: Honour ACPI ITS noncoherent flag Sascha Bischoff
2026-11-02 14:13   ` Lorenzo Pieralisi
2026-11-02 13:33 ` [PATCH 07/10] irqchip/gic-v5: Use firmware node name in ITS warning Sascha Bischoff
2026-11-02 14:21   ` Lorenzo Pieralisi
2026-11-02 13:33 ` [PATCH 08/10] irqchip/gic-v5: Invalidate ITS device cache before freeing ITT Sascha Bischoff
2026-11-02 15:22   ` Lorenzo Pieralisi
2026-11-02 13:33 ` [PATCH 09/10] irqchip/gic-v5: Clean the allocated linear device table size Sascha Bischoff
2026-11-02 14:46   ` Lorenzo Pieralisi
2026-11-04 17:21     ` Sascha Bischoff
2026-11-02 13:33 ` [PATCH 10/10] irqchip/gic-v5: Release ITS MMIO region on DT probe failure Sascha Bischoff
2026-11-02 14:54   ` Lorenzo Pieralisi
2026-11-04 17:37     ` Sascha Bischoff [this message]
2026-11-03 14:59 ` [PATCH 00/10] irqchip/gic-v5: Fix misc IRS and ITS host driver issues Lorenzo Pieralisi
2026-11-04 17:40   ` Sascha Bischoff

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=e5ce1693-6f03-4a66-84da-7f64f48ef691@arm.com \
    --to=sascha.bischoff@arm.com \
    --cc=catalin.marinas@arm.com \
    --cc=jic23@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=lpieralisi@kernel.org \
    --cc=maz@kernel.org \
    --cc=radu@rendec.net \
    --cc=rafael.j.wysocki@intel.com \
    --cc=tglx@kernel.org \
    --cc=timothy.hayes@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®