From: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
To: Varadarajan Narayanan <varadarajan.narayanan@oss.qualcomm.com>,
Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Cc: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Abel Vesa <abelvesa@kernel.org>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v7 06/11] arm64: dts: qcom: ipq5210: Add ICE support to SDHCI
Date: Wed, 14 Oct 2026 21:40:07 +0530 [thread overview]
Message-ID: <35bebc3a-8172-4c55-94a5-18c4047f7090@oss.qualcomm.com> (raw)
In-Reply-To: <as8NHH4j2SBkDYnC@hu-varada-blr.qualcomm.com>
On 10/14/2026 10:33 AM, Varadarajan Narayanan wrote:
> On Tue, Oct 13, 2026 at 04:43:36PM +0200, Konrad Dybcio wrote:
>> On 10/12/26 9:23 AM, Varadarajan Narayanan wrote:
>>> Describe the SDHCI ICE register region and clock, and enable CQE support
>>> for the IPQ5210 SDHCI controller.
>>>
>>> Signed-off-by: Varadarajan Narayanan <varadarajan.narayanan@oss.qualcomm.com>
>>> ---
>>> arch/arm64/boot/dts/qcom/ipq5210.dtsi | 15 +++++++++++----
>>> 1 file changed, 11 insertions(+), 4 deletions(-)
>>>
>>> diff --git a/arch/arm64/boot/dts/qcom/ipq5210.dtsi b/arch/arm64/boot/dts/qcom/ipq5210.dtsi
>>> index d28d68a10958..c14b42c22616 100644
>>> --- a/arch/arm64/boot/dts/qcom/ipq5210.dtsi
>>> +++ b/arch/arm64/boot/dts/qcom/ipq5210.dtsi
>>> @@ -416,9 +416,11 @@ uart1: serial@1a84000 {
>>> sdhc: mmc@7804000 {
>>> compatible = "qcom,ipq5210-sdhci", "qcom,sdhci-msm-v5";
>>> reg = <0x0 0x07804000 0x0 0x1000>,
>>> - <0x0 0x07805000 0x0 0x1000>;
>>> + <0x0 0x07805000 0x0 0x1000>,
>>> + <0x0 0x07808000 0x0 0x2000>;
>>> reg-names = "hc",
>>> - "cqhci";
>>> + "cqhci",
>>> + "ice";
>> This should be a separate node, like on other SoCs to allow things
>> like frequency scaling
> Not sure I understand the comment correctly. I checked agatti, sdm630,
> sdm670, sm6350, talos DT files and they have added the ICE region similar
> to this.
>
> Can you please suggest an example, will follow that.
Kodiak [1], Monaco [2] has a separate ICE node. For the frequency
scaling / OPP support, series is still under review [3].
[1]
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/tree/arch/arm64/boot/dts/qcom/kodiak.dtsi#n1085
[2]
https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/tree/arch/arm64/boot/dts/qcom/monaco.dtsi#n4883
[3]
https://lore.kernel.org/linux-arm-msm/as9ksJKk55wYuoOS@hu-arakshit-hyd.qualcomm.com/T/#mf3a36cd811e7933bfa184366aa77b3f335c5a3ad
Konrad, I hope you are referring the same.
>
> Thanks
> Varada
>
next prev parent reply other threads:[~2026-10-14 16:10 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-12 7:23 [PATCH v7 00/11] Enable mutliple peripherals in IPQ5210 Varadarajan Narayanan
2026-10-12 7:23 ` [PATCH v7 01/11] arm64: dts: qcom: ipq5210: Add nodes for multiple peripherals Varadarajan Narayanan
2026-10-12 7:23 ` [PATCH v7 02/11] arm64: dts: qcom: ipq5210: Introduce RDP504 common DT file Varadarajan Narayanan
2026-10-13 13:14 ` Kathiravan Thirumoorthy
2026-10-13 14:41 ` Konrad Dybcio
2026-10-13 15:16 ` Kathiravan Thirumoorthy
2026-10-13 15:49 ` Konrad Dybcio
2026-10-14 15:55 ` Kathiravan Thirumoorthy
2026-10-12 7:23 ` [PATCH v7 03/11] arm64: dts: qcom: ipq5210: Introduce RDP504 NAND variant " Varadarajan Narayanan
2026-10-12 7:23 ` [PATCH v7 04/11] arm64: dts: qcom: ipq5210: Add support for WPS button Varadarajan Narayanan
2026-10-13 14:42 ` Konrad Dybcio
2026-10-12 7:23 ` [PATCH v7 05/11] arm64: dts: qcom: ipq5210: Add C3 CPU idle state Varadarajan Narayanan
2026-10-13 14:42 ` Konrad Dybcio
2026-10-12 7:23 ` [PATCH v7 06/11] arm64: dts: qcom: ipq5210: Add ICE support to SDHCI Varadarajan Narayanan
2026-10-13 14:43 ` Konrad Dybcio
2026-10-14 5:03 ` Varadarajan Narayanan
2026-10-14 16:10 ` Kathiravan Thirumoorthy [this message]
2026-10-14 16:15 ` Konrad Dybcio
2026-10-12 7:23 ` [PATCH v7 07/11] arm64: dts: qcom: ipq5210: Enable download mode support Varadarajan Narayanan
2026-10-13 14:44 ` Konrad Dybcio
2026-10-12 7:23 ` [PATCH v7 08/11] arm64: dts: qcom: ipq5210: Enable the PWM block Varadarajan Narayanan
2026-10-13 14:46 ` Konrad Dybcio
2026-10-12 7:23 ` [PATCH v7 09/11] arm64: dts: qcom: ipq5210: Add I2C nodes Varadarajan Narayanan
2026-10-13 13:08 ` Kathiravan Thirumoorthy
2026-10-12 7:23 ` [PATCH v7 10/11] arm64: dts: qcom: ipq5210: Add SPI node definitions Varadarajan Narayanan
2026-10-13 13:10 ` Kathiravan Thirumoorthy
2026-10-12 7:23 ` [PATCH v7 11/11] arm64: dts: qcom: ipq5210: Add random number generator node Varadarajan Narayanan
2026-10-13 14:45 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=35bebc3a-8172-4c55-94a5-18c4047f7090@oss.qualcomm.com \
--to=kathiravan.thirumoorthy@oss.qualcomm.com \
--cc=abelvesa@kernel.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
--cc=varadarajan.narayanan@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®